Lead-free solder bump technologies for flip-chip electronic packaging applications

被引:0
|
作者
Karim, ZS [1 ]
Chow, A [1 ]
Cheung, E [1 ]
Cheung, G [1 ]
机构
[1] Adv Interconnect Technol Ltd, Sunley Ctr 1901, Tsuen Wah, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the fabrication and characterization of five different types of lead-free solder bump interconnections for use in various flip-chip electronic packaging applications. Lead-free solder bumps were fabricated from pure-tin (Sn), tin-bismuth (Sn:Bi), eutectic tin-copper (Sn:Cu), eutectic tin-silver (Sn:Ag), and ternary tin-silver-copper (Sn:Ag:Cu) alloys. The fabrication process consisted of electrolytic plating, using a fountain (cup) plater, of a 5 pm thick copper under-bump-metal (UBM) onto which was plated the lead-free solder bump. The as-plated bumps were subsequently re-flowed in a 5-zone re-flow oven. Due to the characteristic high-tin compositions of the lead-free solder alloys, which can cause the rapid and uneven formation of tin-copper intermetallics at the bump-UBM interface upon re-flow, a unique proprietary nickel "cap" using a single photolithography process that completely encapsulates the copper UBM was developed. Two different test structures, one with perimeter- and a second with area-distributed solder bumps, each with bumps of average size 125 pm diameter (post-re-flow) were fabricated onto "daisy-chain" wafers to characterize the lead-free solder bumping and bonding processes and to conduct a series of reliability tests. Characterization of the properties of the lead-free bumps included the use of Scanning Electron Microscopy (SEM), Energy Dispersive X-ray (EDX), Auger Electron Spectroscopy (AES), micro-sectioning, and ball shear measurements for which the bumps were re-flowed multiple times and subjected to ball shear tests in-between re-flows to study the formation of intermetallic compounds. Lead-free solder bumped "daisy-chain" test die were also flip-chip bonded onto BT-epoxy substrates with patterned copper traces overplated with nickel/gold. The bonded die were underfilled and subjected to environmental tests consisting high-temperature storage, thermal cycling, and accelerated aging. Details of the lead-free solder bump fabrication process together with the performance results including their electrical, mechanical, and reliability characteristics will be presented for all five lead-free alloys chosen in this study.
引用
收藏
页码:570 / 575
页数:6
相关论文
共 50 条
  • [1] Lead-free solder bump technologies for flip-chip packaging applications
    Karim, ZS
    Martin, J
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 581 - 587
  • [2] Lead-free bump interconnections for flip-chip applications
    Karim, ZS
    Schetty, R
    [J]. TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 274 - 278
  • [3] Thermosonic bonding of lead-free solder with metal bump for flip-chip bonding
    Lee, JY
    Kim, JH
    Yoo, CD
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2005, 34 (01) : 96 - 102
  • [4] Thermosonic bonding of lead-free solder with metal bump for flip-chip bonding
    Jihye Lee
    Jung H. Kim
    Choong D. Yoo
    [J]. Journal of Electronic Materials, 2005, 34 : 96 - 102
  • [5] The reliability research of lead-free solder joint of Flip-chip
    Yan De-jin
    Zhou De-jian
    Huang Chun-yue
    Wu Zhao-hua
    Zhou-xiang
    [J]. ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 821 - +
  • [6] PRECISION FLIP-CHIP SOLDER BUMP INTERCONNECTS FOR OPTICAL PACKAGING
    IMLER, WR
    SCHOLZ, KD
    COBARRUVIAZ, M
    NAGESH, VK
    CHAO, CC
    HAITZ, R
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (06): : 977 - 982
  • [7] Ultra low-k die crack study for lead free solder bump flip-chip packaging
    Chen, K. M.
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2011, 22 (08) : 988 - 994
  • [8] Ultra low-k die crack study for lead free solder bump flip-chip packaging
    K. M. Chen
    [J]. Journal of Materials Science: Materials in Electronics, 2011, 22 : 988 - 994
  • [9] Copper pillar bump design optimization for lead free flip-chip packaging
    Chen, K. M.
    Lin, T. S.
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2010, 21 (03) : 278 - 284
  • [10] Copper pillar bump design optimization for lead free flip-chip packaging
    K. M. Chen
    T. S. Lin
    [J]. Journal of Materials Science: Materials in Electronics, 2010, 21 : 278 - 284