Lead-free solder bump technologies for flip-chip electronic packaging applications

被引:0
|
作者
Karim, ZS [1 ]
Chow, A [1 ]
Cheung, E [1 ]
Cheung, G [1 ]
机构
[1] Adv Interconnect Technol Ltd, Sunley Ctr 1901, Tsuen Wah, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the fabrication and characterization of five different types of lead-free solder bump interconnections for use in various flip-chip electronic packaging applications. Lead-free solder bumps were fabricated from pure-tin (Sn), tin-bismuth (Sn:Bi), eutectic tin-copper (Sn:Cu), eutectic tin-silver (Sn:Ag), and ternary tin-silver-copper (Sn:Ag:Cu) alloys. The fabrication process consisted of electrolytic plating, using a fountain (cup) plater, of a 5 pm thick copper under-bump-metal (UBM) onto which was plated the lead-free solder bump. The as-plated bumps were subsequently re-flowed in a 5-zone re-flow oven. Due to the characteristic high-tin compositions of the lead-free solder alloys, which can cause the rapid and uneven formation of tin-copper intermetallics at the bump-UBM interface upon re-flow, a unique proprietary nickel "cap" using a single photolithography process that completely encapsulates the copper UBM was developed. Two different test structures, one with perimeter- and a second with area-distributed solder bumps, each with bumps of average size 125 pm diameter (post-re-flow) were fabricated onto "daisy-chain" wafers to characterize the lead-free solder bumping and bonding processes and to conduct a series of reliability tests. Characterization of the properties of the lead-free bumps included the use of Scanning Electron Microscopy (SEM), Energy Dispersive X-ray (EDX), Auger Electron Spectroscopy (AES), micro-sectioning, and ball shear measurements for which the bumps were re-flowed multiple times and subjected to ball shear tests in-between re-flows to study the formation of intermetallic compounds. Lead-free solder bumped "daisy-chain" test die were also flip-chip bonded onto BT-epoxy substrates with patterned copper traces overplated with nickel/gold. The bonded die were underfilled and subjected to environmental tests consisting high-temperature storage, thermal cycling, and accelerated aging. Details of the lead-free solder bump fabrication process together with the performance results including their electrical, mechanical, and reliability characteristics will be presented for all five lead-free alloys chosen in this study.
引用
收藏
页码:570 / 575
页数:6
相关论文
共 50 条
  • [21] The shear strength of the flip-chip solder bump
    Ma, Chunwei
    Zhang, Enxia
    Xu, Peiquan
    He, Jianping
    [J]. EVALUATION, INSPECTION AND MONITORING OF STRUCTURAL INTEGRITY, 2008, : 443 - 446
  • [22] Qualification of SnAg solder humps for lead-free flip chip applications
    Ebersberger, B
    Bauer, R
    Alexa, L
    [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 683 - 691
  • [23] Au–Sn flip-chip solder bump for microelectronic and optoelectronic applications
    Jeong-Won Yoon
    Hyun-Suk Chun
    Ja-Myeong Koo
    Seung-Boo Jung
    [J]. Microsystem Technologies, 2007, 13 : 1463 - 1469
  • [24] Rheological characterisation of new lead-free solder paste formulations for flip-chip assembly
    Durairaj, R.
    Mallik, S.
    Marks, A.
    Winter, M.
    Bauer, R.
    Ekere, N. N.
    [J]. ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 995 - +
  • [25] Reliability Analysis of Flip-Chip Packaging GaN Chip with Nano-Silver Solder BUMP
    Yan, Lei
    Liu, Peisheng
    Xu, Pengpeng
    Tan, Lipeng
    Zhang, Zhao
    [J]. MICROMACHINES, 2023, 14 (06)
  • [26] Modelling the performance of lead-free solder interconnects for copper bumped flip-chip devices
    Lu, H
    Bailey, C
    [J]. ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 605 - 610
  • [27] Low-stress interconnection for flip chip BGA employing lead-free solder bump
    Uchida, Masayuki
    Ito, Hisashi
    Yabui, Ken
    Nishiuchi, Hideo
    Togasaki, Takashi
    Higuchi, Kazubito
    Ezawa, Hirokazu
    [J]. 57th Electronic Components & Technology Conference, 2007 Proceedings, 2007, : 885 - 891
  • [28] FLIP-CHIP BONDING USING SUPERCONDUCTING SOLDER BUMP
    OGASHIWA, T
    NAKAGAWA, H
    AKIMOTO, H
    SHIGYO, H
    TAKADA, S
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (8A): : 4043 - 4046
  • [29] Flip-chip bonding using superconducting solder bump
    Ogashiwa, Toshinori
    Nakagawa, Hiroshi
    Akimoto, Hideyuki A.
    Shigyo, Hiroyuki
    Takada, Susumu
    [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (8 A): : 4043 - 4046
  • [30] Au-Sn flip-chip solder bump for microelectronic and optoelectronic applications
    Yoon, Jeong-Won
    Chun, Hyun-Suk
    Koo, Ja-Myeong
    Jung, Seung-Boo
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2007, 13 (11-12): : 1463 - 1469