Lead-free solder bump technologies for flip-chip electronic packaging applications

被引:0
|
作者
Karim, ZS [1 ]
Chow, A [1 ]
Cheung, E [1 ]
Cheung, G [1 ]
机构
[1] Adv Interconnect Technol Ltd, Sunley Ctr 1901, Tsuen Wah, Hong Kong, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the fabrication and characterization of five different types of lead-free solder bump interconnections for use in various flip-chip electronic packaging applications. Lead-free solder bumps were fabricated from pure-tin (Sn), tin-bismuth (Sn:Bi), eutectic tin-copper (Sn:Cu), eutectic tin-silver (Sn:Ag), and ternary tin-silver-copper (Sn:Ag:Cu) alloys. The fabrication process consisted of electrolytic plating, using a fountain (cup) plater, of a 5 pm thick copper under-bump-metal (UBM) onto which was plated the lead-free solder bump. The as-plated bumps were subsequently re-flowed in a 5-zone re-flow oven. Due to the characteristic high-tin compositions of the lead-free solder alloys, which can cause the rapid and uneven formation of tin-copper intermetallics at the bump-UBM interface upon re-flow, a unique proprietary nickel "cap" using a single photolithography process that completely encapsulates the copper UBM was developed. Two different test structures, one with perimeter- and a second with area-distributed solder bumps, each with bumps of average size 125 pm diameter (post-re-flow) were fabricated onto "daisy-chain" wafers to characterize the lead-free solder bumping and bonding processes and to conduct a series of reliability tests. Characterization of the properties of the lead-free bumps included the use of Scanning Electron Microscopy (SEM), Energy Dispersive X-ray (EDX), Auger Electron Spectroscopy (AES), micro-sectioning, and ball shear measurements for which the bumps were re-flowed multiple times and subjected to ball shear tests in-between re-flows to study the formation of intermetallic compounds. Lead-free solder bumped "daisy-chain" test die were also flip-chip bonded onto BT-epoxy substrates with patterned copper traces overplated with nickel/gold. The bonded die were underfilled and subjected to environmental tests consisting high-temperature storage, thermal cycling, and accelerated aging. Details of the lead-free solder bump fabrication process together with the performance results including their electrical, mechanical, and reliability characteristics will be presented for all five lead-free alloys chosen in this study.
引用
收藏
页码:570 / 575
页数:6
相关论文
共 50 条
  • [31] Au-Sn flip-chip solder bump for microelectronic and optoelectronic applications
    Yoon, Jeong-Won
    Chun, Hyun-Suk
    Koo, Ja-Myeong
    Jung, Seung-Boo
    [J]. DTIP 2006: SYMPOSIUM ON DESIGN,TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS 2006, 2006, : 148 - +
  • [32] Flip-chip ball grid array lead-free solder joint under reliability test
    Jen, MHR
    Liu, LC
    Wu, JD
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2005, 127 (04) : 446 - 451
  • [33] Experimental study of void formation in eutectic and lead-free solder bumps of flip-chip assemblies
    Wang, Daijiao
    Panton, Ronald L.
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2006, 128 (03) : 202 - 207
  • [34] Modelling of the Time-dependent Flow Behaviour of Lead-Free Solder Pastes used for Flip-Chip Assembly Applications
    Mallik, S.
    Ekere, N. N.
    Marks, A. E.
    Seman, A.
    Durairaj, R.
    [J]. ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1219 - +
  • [35] Recent advances in wire bonding, flip chip and lead-free solder for advanced microelectronics packaging
    Zhong, Z. W.
    Tee, T. Y.
    Luan, J-E.
    [J]. MICROELECTRONICS INTERNATIONAL, 2007, 24 (03) : 18 - 26
  • [36] Reliability analysis of lead-free flip chip solder joint
    Wang, Dong
    Ma, Xiaosong
    Guo, Dan
    [J]. ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 787 - 791
  • [37] Gold stud bump in flip-chip applications
    Jordan, J
    [J]. TWENTY SEVENTH ANNUAL IEEE/CPMT/SEMI INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2002, : 110 - 114
  • [38] A Study of Flip-chip Open Solder Bump Failure Mechanism
    Wang, Zhaofeng
    Choudhry, Mahmood
    [J]. ISTFA 2006, 2006, : 239 - 242
  • [39] The cathode current efficiency of flip-chip solder bump plating
    Lin, KL
    Liu, YH
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2003, 150 (08) : C529 - C532
  • [40] Evaluation of Cu-bumps with lead-free solders for flip-chip package applications
    Lin, Kung-Liang
    Chang, Edward-Yi
    Shih, Lin-Chi
    [J]. MICROELECTRONIC ENGINEERING, 2009, 86 (12) : 2392 - 2395