Ultra low-k die crack study for lead free solder bump flip-chip packaging

被引:0
|
作者
K. M. Chen
机构
[1] United Microelectronics Corporation,Department of Mechanical Engineering
[2] National United University,undefined
关键词
Heat Sink; Maximum Principal Stress; Thermal Interface Material; Bonding Line Thickness; Temperature Cycling Test;
D O I
暂无
中图分类号
学科分类号
摘要
Ultra low-K (ULK) dielectric has lower mechanical strength (E < 8 GPa), lower cohesive strength and lower adhesion (<5 J/m2) than low-K and SiO2 dielectric material. The packaging reliability test has shown that delamination between copper (Cu) and ULK is a major concern. In addition to the Cu and ULK delamination issue, the ULK die crack after temperature cycling test (TCT) showed die crack failure to be another issue. ULK die crack failure can be detected by C-mode scanning acoustic microscopy (CSAM). The CSAM image of the die crack mostly shows a crescent moon shape. The crack initiates at the upper edge of the underfill fillet penetrating the sidewall of the die, and then propagates toward the inside of the die. Finite element simulation indicates that the die crack failure starts at the backside edge of the die. The ULK die crack is caused by two mechanisms. First is the bending stress at the backside of the die, which is the result of the coefficient of thermal expansion (CTE) mismatch between the silicon die and the organic substrate. Second is the thermo-mechanical stress, which is the result of the local CTE mismatch between the silicon die and the underfill. The finite element simulation parametric study performed in this paper shows that a low underfill fillet height and a small fillet tip angle reduce the thermo-mechanical stress. In addition, attaching a heat sink to the surface of the flip-chip die increases packaging stiffness and resists the bending stress induced by the shrinkage of the substrate. Experimental results demonstrate that lowering the height of the underfill fillet, reducing the angle of the fillet tip and attaching a heat sink to the flip-chip die are effective ways to solve the ULK die crack issue.
引用
收藏
页码:988 / 994
页数:6
相关论文
共 50 条
  • [1] Ultra low-k die crack study for lead free solder bump flip-chip packaging
    Chen, K. M.
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2011, 22 (08) : 988 - 994
  • [2] Lead-free solder bump technologies for flip-chip packaging applications
    Karim, ZS
    Martin, J
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 581 - 587
  • [3] Low Thermal Stress Flip-Chip Package for Ultra Low-k Die and Lead-Free Bumps
    Sawada, Yuko
    Sato, Mitsuru
    Abe, Takeshi
    Tokunaga, Muneharu
    Baba, Shinji
    Hatanaka, Yasumichi
    [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1775 - +
  • [4] Lead-free solder bump technologies for flip-chip electronic packaging applications
    Karim, ZS
    Chow, A
    Cheung, E
    Cheung, G
    [J]. PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 570 - 575
  • [5] Reliability of Large Die Ultra Low-k Lead-Free Flip Chip Packages
    Yip, Laurene
    [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 877 - 881
  • [6] PRECISION FLIP-CHIP SOLDER BUMP INTERCONNECTS FOR OPTICAL PACKAGING
    IMLER, WR
    SCHOLZ, KD
    COBARRUVIAZ, M
    NAGESH, VK
    CHAO, CC
    HAITZ, R
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (06): : 977 - 982
  • [7] Impact of flip-chip packaging on copper/low-k structures
    Mercado, LL
    Kuo, SM
    Goldberg, C
    Frear, D
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (04): : 433 - 440
  • [8] Copper pillar bump design optimization for lead free flip-chip packaging
    K. M. Chen
    T. S. Lin
    [J]. Journal of Materials Science: Materials in Electronics, 2010, 21 : 278 - 284
  • [9] Copper pillar bump design optimization for lead free flip-chip packaging
    Chen, K. M.
    Lin, T. S.
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2010, 21 (03) : 278 - 284
  • [10] Solder bump strength and failure mode of low-k flip chip device
    Endut, Zulkamain
    Ahmad, Ibrahim
    Swee, Gary Lee How
    Sukemi, Norazham Mohd
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 991 - +