共 50 条
- [2] Lead-free solder bump technologies for flip-chip packaging applications [J]. 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 581 - 587
- [3] Low Thermal Stress Flip-Chip Package for Ultra Low-k Die and Lead-Free Bumps [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1775 - +
- [4] Lead-free solder bump technologies for flip-chip electronic packaging applications [J]. PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 570 - 575
- [5] Reliability of Large Die Ultra Low-k Lead-Free Flip Chip Packages [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 877 - 881
- [6] PRECISION FLIP-CHIP SOLDER BUMP INTERCONNECTS FOR OPTICAL PACKAGING [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (06): : 977 - 982
- [7] Impact of flip-chip packaging on copper/low-k structures [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (04): : 433 - 440
- [8] Copper pillar bump design optimization for lead free flip-chip packaging [J]. Journal of Materials Science: Materials in Electronics, 2010, 21 : 278 - 284
- [10] Solder bump strength and failure mode of low-k flip chip device [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 991 - +