A 3bit/cycle 1GS/s 8-bit SAR ADC Employing Asynchronous Ping-Pong Quantization Scheme

被引：0
|
作者：
Guo, Yuekang [1 ,2 ]
Liu, Xiaoming [2 ]
Jin, Jing [2 ]
Zhou, Jianjun [1 ,2 ]
机构：
[1] Shanghai Jiao Tong Univ, AI Inst, MoE Key Lab Artificial Intelligence, Shanghai, Peoples R China
[2] Shanghai Jiao Tong Univ, Ctr Analog RF Integrated Circuit CARFIC, Dept Micronano Elect, Shanghai, Peoples R China
来源：
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22) | 2022年
关键词：
SAR ADC; offset calibration; asynchronous logic; multibit/cycle; ping-pong operation;
D O I：
10.1109/ISCAS48785.2022.9937630
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a 3bit/cycle 1GS/s 8-bit SAR ADC with asynchronous ping-pong quantization scheme. With the proposed scheme, settling requirement of the reference voltages for multibit quantizer can be relaxed. In addition, loop-unrolled technique can be easily embedded in the SAR logic for higher speed without extra hardware consumption. Moreover, using the ping-pong scheme, the comparator offset can be corrected in background mode without extra calibration phase. The ADC is designed and simulated in 22nm CMOS process. Without calibration, the ADC achieves 33.4 dB SNDR. With offset calibration, the SNDR can be improved to 47.2 dB.
引用
收藏
页码：2650 / 2654
页数：5
相关论文
共 50 条
  • [21] A 749nW 1MSps 8-bit SAR ADC at 0.5V Employing Boosted Switches
    Rabuske, Taimur
    Fernandes, Jorge
    Nooshabadi, Saeid
    Rodrigues, Cesar
    Rabuske, Fabio
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 500 - 503
  • [22] An 8-Bit 0.333-2 GS/s Configurable Time-Interleaved SAR ADC in 65-nm CMOS
    Li, Dengquan
    Zhang, Liang
    Zhu, Zhangming
    Yang, Yintang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (06)
  • [23] An 8-bit 0.7-GS/s Single Channel Flash-SAR ADC in 65-nm CMOS Technology
    Muratore, Dante Gabriel
    Akdikmen, Alper
    Bonizzoni, Edoardo
    Maloberti, Franco
    Chio, U-Fat
    Sin, Sai-Weng
    Martins, Rui Paulo
    ESSCIRC CONFERENCE 2016, 2016, : 421 - 424
  • [24] An 8-bit 3.2GS/s CMOS Time-Interleaved SAR ADC with Non-Buffered Input Demultiplexing
    Reyes, Benjamin T.
    Biolato, Laura
    Galetto, Agustin C.
    Passetti, Leandro
    Solis, Fredy
    Hueda, Mario R.
    2018 IEEE 9TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2018, : 51 - 54
  • [25] Low Power Design of a 1V 8-bit 125 fJ Asynchronous SAR ADC with Binary Weighted Capacitive DAC
    Bekal, Anush
    Tabassum, Shabi
    Goswami, Manish
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (05)
  • [26] A 8-b 1GS/s 2b/cycle SAR ADC in 28-nm CMOS
    Ma, Song
    Liu, Liyuan
    Liu, Jian
    Wu, Nanjian
    2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 21 - 24
  • [27] 0.85 mW, 8-bit, 1GS/s, 58dB SFDR Cryogenic DAC for Superconducting Qubit Control Applications
    Sim, Chan Kuen
    Mani, Aarthy
    Anh Tuan Do
    2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 93 - 94
  • [28] A 0.55-mm2 8-bit 32-GS/s TI-SAR ADC with optimized hierarchical sampling architecture
    Ding, Jiale
    Huang, Yukai
    Zhang, Hao
    Feng, Tian
    Wang, Feida
    Li, Dengquan
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2024, 144
  • [29] A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS with Passive Residue Transfer
    Huang, Hai
    Du, Ling
    Chiu, Yun
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 221 - 224
  • [30] A 4GS/s 8-bit time-interleaved SAR ADC with an energy-efficient architecture in 130 nm CMOS
    Solis, Fredy
    Fernandez Bocco, Alvaro
    Galetto, Agustin C.
    Passetti, Leandro
    Hueda, Mario R.
    Reyes, Benjamin T.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (10) : 3171 - 3185
12345