Automated test generation and test point selection for specification test of analog circuits

被引:0
|
作者
Halder, A [1 ]
Chatterjee, A [1 ]
机构
[1] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA
关键词
specification testing; automated test generation; parametric failure; test point selection;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a new automated test generation and concurrent test point selection algorithm for specification based testing of analog circuits is presented. The proposed approach co-optimizes the construction of a multi-tone sinusoidal test stimulus and the selection of the best set of test response observation points. The circuit specifications are predicted accurately from the test response using a prior algorithm. This prediction is based on a statistical regression based mapping of the test response waveform to the specifications of the circuit under test. The test generation and test point selection process tries to maximize the accuracy of specification prediction using the above mapping. Pass/fail test decisions are made using the predicted specifications. Simulation results show excellent performance of the proposed algorithms.
引用
收藏
页码:401 / 406
页数:6
相关论文
共 50 条
  • [1] Specification-driven test generation for analog circuits
    Variyam, PN
    Chatterjee, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (10) : 1189 - 1201
  • [2] Test generation for specification test of analog circuits using efficient test response observation methods
    Halder, A
    Chatterjee, A
    MICROELECTRONICS JOURNAL, 2005, 36 (09) : 820 - 832
  • [3] Automated test pattern generation for analog integrated circuits
    Verhaegen, W
    VanderPlas, G
    Gielen, G
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 296 - 301
  • [4] Iterative test-point selection for analog circuits
    vanSpaandonk, J
    Kevenaar, TAM
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 66 - 71
  • [5] Specification test compaction for analog circuits and MEMS
    Biswas, S
    Li, P
    Blanton, RD
    Pileggi, LT
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 164 - 169
  • [6] Automated selection of test frequencies for fault diagnosis in analog electronic circuits
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 1033 - 1044
  • [7] Specification-driven test design for analog circuits
    Variyam, PN
    Chatterjee, A
    1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, : 335 - 340
  • [8] Hierarchical test generation for analog circuits using incremental test development
    Voorakaranam, R
    Chatterjee, A
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 296 - 301
  • [9] Mapping automated test results to the test specification
    Res. Discl., 2006, 510 (1308-1309):
  • [10] Automated Test Generation for Debugging Arithmetic Circuits
    Farahmandi, Farimah
    Mishra, Prabhat
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1351 - 1356