An effective software pipelining algorithm for clustered embedded VLIW processors

被引:0
|
作者
Akturan, C [1 ]
Jacome, MF [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
clustering; embedded systems; optimizingcompilers; retiming; soft real-time applications; software pipelining; VLIW processor;
D O I
10.1023/A:1019799515784
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a software pipelining framework, CALiBeR (Cluster Aware Load Balancing Retiming Algorithm), suitable for compilers targeting clustered embedded VLIW processors. CALiBeR can be used by embedded system designers to explore different code optimization alternatives, that is, high-quality customized retiming solutions for desired throughput and program memory size requirements, while minimizing register pressure. An extensive set of experimental results is presented, demonstrating that our algorithm compares favorably with one of the best state-of-the-art algorithms, achieving up to 50% improvement in performance and up to 47% improvement in register requirements. In order to empirically assess the effectiveness of clustering for high ILP applications, additional experiments are presented contrasting the performance achieved by software pipelined kernels executing on clustered and on centralized machines.
引用
下载
收藏
页码:113 / 136
页数:24
相关论文
共 50 条
  • [41] Leakage-Aware Modulo Scheduling for Embedded VLIW Processors
    关永
    薛京灵
    Journal of Computer Science & Technology, 2011, 26 (03) : 405 - 417
  • [42] PALF: compiler supports for irregular register files in clustered VLIW DSP processors
    Lin, Yung-Chia
    You, Yi-Ping
    Lee, Jenq-Kuen
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2007, 19 (18): : 2391 - 2406
  • [43] Embedded software for an array of processors
    Bique, S
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 171 - 175
  • [44] SOFTWARE TOOLS FOR EMBEDDED PROCESSORS
    BANKS, W
    BYTE, 1994, 19 (12): : 22 - 22
  • [45] SOFTWARE IS EMBEDDED IN SIGNAL PROCESSORS
    HAYDON, E
    RESEARCH & DEVELOPMENT, 1987, 29 (05): : 61 - 61
  • [46] SOFTWARE PIPELINING - A GENETIC ALGORITHM APPROACH
    ALLAN, VH
    ONEILL, MR
    PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 1994, 50 : 311 - 314
  • [47] Stream Execution on Embedded Wide-Issue Clustered VLIW Architectures
    Yan, Shan
    Lin, Bill
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [48] Exploiting data forwarding to reduce the power budget of VLIW embedded processors
    Sami, M
    Sciuto, D
    Silvano, C
    Zaccaria, V
    Zafalon, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 252 - 257
  • [49] Integrating compiler and system toolkit flow for embedded VLIW DSP processors
    Wu, Chi
    Hsieh, Kun-Yaan
    Lin, Yung-Chia
    Wu, Chung-Ju
    Shih, Wen-Li
    Chen, S. C.
    Chen, Chung-Kai
    Huang, Chien-Ching
    You, Yi-Ping
    Lee, Jenq Kuen
    12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 215 - +
  • [50] Energy estimation and optimization of embedded VLIW processors based on instruction clustering
    Bona, A
    Sami, M
    Sciuto, D
    Silvano, C
    Zaccaria, V
    Zafalon, R
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 886 - 891