共 50 条
- [42] PALF: compiler supports for irregular register files in clustered VLIW DSP processors CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2007, 19 (18): : 2391 - 2406
- [46] SOFTWARE PIPELINING - A GENETIC ALGORITHM APPROACH PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 1994, 50 : 311 - 314
- [48] Exploiting data forwarding to reduce the power budget of VLIW embedded processors DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 252 - 257
- [49] Integrating compiler and system toolkit flow for embedded VLIW DSP processors 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 215 - +
- [50] Energy estimation and optimization of embedded VLIW processors based on instruction clustering 39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 886 - 891