An effective software pipelining algorithm for clustered embedded VLIW processors

被引:0
|
作者
Akturan, C [1 ]
Jacome, MF [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
基金
美国国家科学基金会;
关键词
clustering; embedded systems; optimizingcompilers; retiming; soft real-time applications; software pipelining; VLIW processor;
D O I
10.1023/A:1019799515784
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a software pipelining framework, CALiBeR (Cluster Aware Load Balancing Retiming Algorithm), suitable for compilers targeting clustered embedded VLIW processors. CALiBeR can be used by embedded system designers to explore different code optimization alternatives, that is, high-quality customized retiming solutions for desired throughput and program memory size requirements, while minimizing register pressure. An extensive set of experimental results is presented, demonstrating that our algorithm compares favorably with one of the best state-of-the-art algorithms, achieving up to 50% improvement in performance and up to 47% improvement in register requirements. In order to empirically assess the effectiveness of clustering for high ILP applications, additional experiments are presented contrasting the performance achieved by software pipelined kernels executing on clustered and on centralized machines.
引用
收藏
页码:113 / 136
页数:24
相关论文
共 50 条
  • [21] Inter-cluster communication models for clustered VLIW processors
    Terechko, A
    Le Thenaff, E
    Garg, M
    van Eijndhoven, J
    Corporaal, H
    NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 354 - 364
  • [22] Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors
    Zhang, Xuemeng
    Wu, Hui
    Sun, Haiyan
    2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, : 927 - 934
  • [23] Fault Injection Analysis of Transient Faults in Clustered VLIW Processors
    Sterpone, L.
    Sabena, D.
    Campagna, S.
    Reorda, M. Sonza
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 207 - 212
  • [24] Clustered Decoupled Software Pipelining on Commodity CMP
    Zhang, Yuanming
    Ootsu, Kanemitsu
    Yokota, Takashi
    Baba, Takanobu
    PROCEEDINGS OF THE 2008 14TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, : 681 - 688
  • [25] Multithreaded extension to multicluster VLIW processors for embedded applications
    Barretta, D
    Fornaciari, W
    Sami, M
    Bagni, D
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 748 - 749
  • [26] The design of a technology platform for custom VLIW embedded processors
    Faraboschi, P
    COMPUTER PHYSICS COMMUNICATIONS, 2001, 139 (01) : 104 - 108
  • [27] A loop accelerator for low power embedded VLIW processors
    Mathew, B
    Davis, A
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 6 - 11
  • [28] Code decompression unit design for VLIW embedded processors
    Xie, Yuan
    Wolf, Wayne
    Lekatsas, Haris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 975 - 980
  • [29] SIMD extension to VLIW multicluster processors for embedded applications
    Barretta, D
    Fornaciari, W
    Sami, M
    Pau, D
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 523 - 526
  • [30] Impact of Address Generation on Multimedia Embedded VLIW Processors
    Talavera, Guillermo
    Portero, Antoni
    Catthoor, Francky
    COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT, CISIM 2018, 2018, 11127 : 417 - 433