共 50 条
- [1] An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors [J]. Design Automation for Embedded Systems, 2002, 7 : 115 - 138
- [2] CALiBeR: A software pipelining algorithm for clustered embedded VLIW processors [J]. ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 112 - 118
- [3] FDRA: A software-pipelining algorithm for embedded VLIW processors [J]. 13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 34 - 40
- [4] RS-FDRA: A register sensitive software pipelining algorithm for embedded VLIW processors [J]. PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 67 - 72
- [6] A new register file access architecture for software pipelining in VLIW processors [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 627 - 630
- [8] SOFTWARE PIPELINING - AN EFFECTIVE SCHEDULING TECHNIQUE FOR VLIW MACHINES [J]. SIGPLAN NOTICES, 1988, 23 (07): : 318 - 328