共 50 条
- [1] An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors [J]. Design Automation for Embedded Systems, 2002, 7 : 115 - 138
- [3] FDRA: A software-pipelining algorithm for embedded VLIW processors [J]. 13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 34 - 40
- [4] RS-FDRA: A register sensitive software pipelining algorithm for embedded VLIW processors [J]. PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 67 - 72
- [6] A new register file access architecture for software pipelining in VLIW processors [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 627 - 630
- [10] Merge logic for clustered multithreaded VLIW processors [J]. DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 353 - 360