共 50 条
- [41] Integration of unit processes in a shallow trench isolation module for a 0.25 μm complementary metal-oxide semiconductor technology JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 1936 - 1942
- [42] Radiation effects on the current-voltage and capacitance-voltage characteristics of advanced p-n junction diodes surrounded by shallow trench isolation NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2002, 186 (1-4): : 409 - 413
- [43] Wafer Edge Shallow Trench Isolation Side Wall Defect Reduction on Advanced CMOS 0.13μm Technology at 0.18μm Equipment Platform 2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 280 - 283
- [45] Critical dimension control optimization methodology on shallow trench isolation substrate for sub-0.25 μm technology gate patterning JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (02): : 456 - 460
- [46] Void free and low stress shallow trench isolation technology using P-SOG for sub 0.1 μm device 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 132 - 133
- [47] Plasma etch-back planarization coupled to chemical mechanical polishing for sub 0.18 μm shallow trench isolation technology JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2000, 18 (04): : 1313 - 1320
- [48] Physical modeling and alleviation of shallow-trench-isolation charging effects in silicon-on-insulator complementary bipolar technology PROCEEDING OF THE 2004 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2004, : 40 - 43