共 50 条
- [31] Corner-rounded Shallow Trench Isolation technology to reduce the stress-induced tunnel oxide leakage current for highly reliable flash memories IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 833 - 836
- [33] Total ionizing dose effects on CMOS image sensors with deep-trench isolation MATERIALS AND APPLICATIONS FOR SENSORS AND TRANSDUCERS III, 2014, 605 : 453 - 456
- [34] Advanced shallow trench isolation to suppress the inverse narrow channel effects for 0.24μm pitch isolation and beyond 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 178 - 179
- [35] A robust 0.15 mu m CMOS technology with CoSi2 salicide and shallow trench isolation 1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 125 - 126
- [36] Layout dependent induced leakage and its prevention with different shallow trench isolation schemes in 0.18 μm dual gate complementary metal oxide semiconductor technology Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (01): : 375 - 377
- [37] Layout dependent induced leakage and its prevention with different shallow trench isolation schemes in 0.18 μm dual gate complementary metal oxide semiconductor technology JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (01): : 375 - 377