DIGITAL SIGNAL SOFT-PROCESSOR FOR VIDEO PROCESSING

被引：0

作者：

Pristach, Marian ^{[1
]}

Husar, Adam ^{[2
]}

Fujcik, Lukas ^{[1
]}

Hruska, Tomas ^{[2
]}

Masarik, Karel ^{[2
]}

机构：

[1] BUT Brno, FEEC, Dept Microelect, Tech 10, Brno 61600, Czech Republic

[2] BUT Brno, FIT, Dept Informat Syst, Brno 61266, Czech Republic

来源：

ELECTRONIC DEVICES AND SYSTEMS: IMAPS CS INTERNATIONAL CONFERENCE 2011 | 2011年

关键词：

architecture description language; digital signal processor; field programmable gate array; hardware/software co-design;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper presents a digital signal soft-processor DVSP that was designed using architecture description language ISAC by a tool for processor design called Lissom. Processor is optimized for several video-processing algorithms. Features and instruction set extensions that were introduced to its basic instruction set are described. Processor was synthesized for several Xilinx FPGAs and synthesis and performance results are presented.

引用

页码：180 / 185

页数：6

共 50 条

[31] VIDEO FREQUENCY EQUIPMENT WITH DIGITAL SIGNAL-PROCESSING
ARTIGALAS, M
BOYER, R
DONNAY, J
[J]. REVUE TECHNIQUE THOMSON-CSF, 1980, 12 (02): : 417 - 472
[32] Video signal processor scheduling
de Kock, EA
Aarts, EHL
Verstraten, AJE
[J]. JOURNAL OF SCHEDULING, 2001, 4 (05) : 259 - 270
[33] Implementation of ECG Signal Processing and Analysis Techniques in Digital Signal Processor based System
Balasubramaniam, D.
Nedumaran, D.
[J]. MEMEA: 2009 IEEE INTERNATIONAL WORKSHOP ON MEDICAL MEASUREMENTS AND APPLICATIONS, 2009, : 60 - 63
[34] PROGRAMMABLE HYBRID PROCESSOR FOR RECURSIVE AND ITERATIVE DIGITAL SIGNAL-PROCESSING
LOGETTE, P
GOUTIN, P
ROUVAEN, JM
BRIDOUX, E
[J]. JOURNAL DE PHYSIQUE IV, 1992, 2 (C1): : 1137 - 1140
[35] Data transfer and processing in MR tomography using digital signal processor
Bartusek, K
Dokoupil, Z
Smekal, Z
Gescheidtova, E
[J]. Proceedings of the 4th WSEAS International Conference on Applications of Electrical Engineering, 2005, : 340 - 344
[36] Realization of Speech Processing and Recognition System Based on Digital Signal Processor
Wei Yanna
Jin Yongtao
Qian Wenguang
[J]. PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 1087 - 1090
[37] Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing
Fey, D
Kasche, B
Burkert, C
Tschache, O
[J]. APPLIED OPTICS, 1998, 37 (02): : 284 - 295
[38] DIGITAL PROCESSOR FOR PRELIMINARY SIGNAL-PROCESSING IN A PYROVIDICON IR IMAGER
VLASENKO, SG
DEMESH, OV
[J]. SOVIET JOURNAL OF OPTICAL TECHNOLOGY, 1987, 54 (03): : 166 - 167
[39] A hardware/software partitioning algorithm for processor cores of digital signal processing
Togawa, N
Sakurai, T
Yanagisawa, M
Ohtsuki, T
[J]. PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 335 - 338
[40] A 0.8 MU-M CMOS DIGITAL SIGNAL PROCESSOR FOR A VIDEO CAMERA
OHTSUBO, H
NISHIZAWA, A
KINUGASA, T
NODA, M
MASUDA, M
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 407 - 412

← 1 2 3 4 5 →