Video signal processor scheduling

被引:0
|
作者
de Kock, EA [1 ]
Aarts, EHL [1 ]
Verstraten, AJE [1 ]
机构
[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands
关键词
scheduling; combinatorial optimization; shortest path; graph colouring; signal processing;
D O I
10.1002/jos.78
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We consider the problem of scheduling video algorithms onto systems of high-performance video signal processors with hard real-time constraints. We present a compact mathematical formulation which identifies the decision variables and the constraints that are involved. We demonstrate that the scheduling problem is NP-hard in the strong sense. The insight resulting from the mathematical formulation leads to a solution approach in which the problem is decomposed into a time assignment problem and a resource assignment problem. These subproblems are handled with well-known combinatorial optimization techniques from the literature such as shortest paths and graph colouring. The results indicate that the proposed solution approach effectively and efficiently schedules hundreds of operations onto tens of processing elements. Copyright (C) 2001 John Wiley & Sons, Ltd.
引用
收藏
页码:259 / 270
页数:12
相关论文
共 50 条
  • [1] Virtual digital signal processor for video
    不详
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1995, 25 (04): : 348 - 349
  • [2] A CMOS FACSIMILE VIDEO SIGNAL PROCESSOR
    NAKASHIMA, K
    TADAUCHI, M
    HAMADA, N
    SATO, K
    YASUNARI, K
    NAGAYAMA, Y
    NAGAI, K
    SUEMORI, N
    KUBO, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) : 1179 - 1184
  • [3] A programmable concurrent video signal processor
    Chen, CC
    Jen, CW
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1039 - 1042
  • [4] A video signal processor for MIMD multiprocessing
    Hilgenstock, J
    Herrmann, K
    Otterstedt, J
    Niggemeyer, D
    Pirsch, P
    [J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 50 - 55
  • [5] A CMOS FACSIMILE VIDEO SIGNAL PROCESSOR
    HAMADA, N
    TADAUCHI, M
    NAKASHIMA, K
    YASUNARI, K
    NAGAYAMA, Y
    SUEMORI, N
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 186 - 187
  • [6] REAL-TIME VIDEO SIGNAL PROCESSOR
    ENAMI, K
    YAGI, N
    MURAKAMI, K
    [J]. SMPTE JOURNAL, 1987, 96 (12): : 1158 - 1165
  • [7] Architecture and applications of the HiPAR video signal processor
    Ronner, K
    Kneip, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1996, 6 (01) : 56 - 66
  • [8] A PROGRAMMABLE 1400 MOPS VIDEO SIGNAL PROCESSOR
    HUIZER, CM
    BAKER, K
    MEHTANI, R
    DEBLOCK, J
    DIJKSTRA, H
    HYNES, PJ
    LAMMERTS, JAM
    LECOUTERE, MM
    POPP, A
    VANROERMUND, AHM
    SHERIDAN, P
    SLUYTER, RJ
    WELTEN, FPJM
    [J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 723 - 726
  • [9] Datapath design for a VLIW video signal processor
    Wolfe, A
    Fritts, J
    Dutta, S
    Fernandes, EST
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 24 - 35
  • [10] PARALLEL PROCESSOR SCHEDULING FOR DIGITAL SIGNAL-PROCESSING
    KUNIEDA, H
    TOYOSHIMA, S
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1911 - 1914