Video signal processor scheduling

被引:0
|
作者
de Kock, EA [1 ]
Aarts, EHL [1 ]
Verstraten, AJE [1 ]
机构
[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands
关键词
scheduling; combinatorial optimization; shortest path; graph colouring; signal processing;
D O I
10.1002/jos.78
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We consider the problem of scheduling video algorithms onto systems of high-performance video signal processors with hard real-time constraints. We present a compact mathematical formulation which identifies the decision variables and the constraints that are involved. We demonstrate that the scheduling problem is NP-hard in the strong sense. The insight resulting from the mathematical formulation leads to a solution approach in which the problem is decomposed into a time assignment problem and a resource assignment problem. These subproblems are handled with well-known combinatorial optimization techniques from the literature such as shortest paths and graph colouring. The results indicate that the proposed solution approach effectively and efficiently schedules hundreds of operations onto tens of processing elements. Copyright (C) 2001 John Wiley & Sons, Ltd.
引用
收藏
页码:259 / 270
页数:12
相关论文
共 50 条
  • [41] A video compression platform on a pre-configurable MIMD/SIMD signal processor
    Krottendorfer, G
    Syed, R
    [J]. Visual Communications and Image Processing 2005, Pts 1-4, 2005, 5960 : 1427 - 1435
  • [42] A video signal processor core for motion estimation in MPEG2 encoding
    Mombers, F
    Nicoulaz, D
    Gumm, M
    Dogimont, S
    Mlynek, D
    Bellifemine, F
    Garino, P
    Torielli, A
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2805 - 2808
  • [43] A novel video signal processor with programmable data arrangement and efficient memory configuration
    Lai, YK
    Chen, LG
    Chen, HT
    Chen, MJ
    Lee, YP
    Wu, PC
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (03) : 526 - 534
  • [44] A MICROPROGRAMMABLE REAL-TIME VIDEO SIGNAL PROCESSOR (VSP) FOR MOTION COMPENSATION
    YAMASHINA, M
    ENOMOTO, T
    KUNIO, T
    TAMITANI, I
    HARASAKI, H
    ENDO, Y
    NISHITANI, T
    SATO, M
    KIKUCHI, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (04) : 907 - 915
  • [45] A 54-MHZ CMOS PROGRAMMABLE VIDEO SIGNAL PROCESSOR FOR HDTV APPLICATIONS
    JOANBLANQ, C
    SENN, P
    COLAITIS, MJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 730 - 734
  • [46] A 0.8 MU-M CMOS DIGITAL SIGNAL PROCESSOR FOR A VIDEO CAMERA
    OHTSUBO, H
    NISHIZAWA, A
    KINUGASA, T
    NODA, M
    MASUDA, M
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 407 - 412
  • [47] A 300-MHZ 16-B BICMOS VIDEO SIGNAL PROCESSOR
    INOUE, T
    GOTO, JI
    YAMASHINA, M
    SUZUKI, K
    NOMURA, M
    KOSEKI, Y
    KIMURA, T
    ATSUMO, T
    MOTOMURA, M
    SHIH, BS
    HORIUCHI, T
    HAMATAKE, N
    KUMAGAI, K
    ENOMOTO, T
    YAMADA, H
    TAKADA, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1321 - 1330
  • [48] REJECTION CHARACTERISTICS IN A VIDEO-SIGNAL PROCESSOR USING CCD COMB FILTERS
    TANIGAWA, H
    AKIYAMA, I
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (03) : 649 - 653
  • [49] IMAGE SIGNAL PROCESSOR COMPUTES FAST ENOUGH FOR GRAY-SCALE VIDEO
    FUKUSHIMA, T
    [J]. ELECTRONIC DESIGN, 1984, 32 (20) : 209 - 215
  • [50] A Fast H.264 Video Encoder Based on a Digital Signal Processor
    Wang, Chou-Chen
    Kao, Jung-Yang
    Chen, I-An
    Wang, Hsiang-Chun
    [J]. 2014 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2014), 2014, : 1199 - 1202