A Fast H.264 Video Encoder Based on a Digital Signal Processor

In this paper, a high-speed H.264 encoder based on a digital signal processor (DSP) is proposed. In order to speed up the process of inter prediction module in H.264 video standard, a fast inter mode decision algorithm (FIMDA) is proposed in this paper. According to the observation of inter prediction mode of any MB and those of its neighbouring blocks from different natural video sequences, we find that there are a high temporal-spatial mode correlation exists in inter mode map of H.264. We exploit the interblock correlation in the inter-mode domain to early terminate the rate-distortion optimization (RDO) calculations. An initial standard compliant raw-C encoder has been optimized in speed for target processor. In addition, the parallelism between algorithm execution and data movement has been fully exploited using DMA. Based on an ADSP-BF548, experimental results show that the proposed FIMDA can achieve time improving ratio (TIR) approximately 31%similar to 62% when compared to the test mode of H.264 (JM 18.1) with insignificant degradation of PSNR.