A video signal processor for MIMD multiprocessing

被引:0
|
作者
Hilgenstock, J [1 ]
Herrmann, K [1 ]
Otterstedt, J [1 ]
Niggemeyer, D [1 ]
Pirsch, P [1 ]
机构
[1] Univ Hannover, Informat Technol Lab, D-30167 Hannover, Germany
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1/2. It consists of a RISC processor supplemented by a coprocessor for convolution-like low-level tasks. RISC and coprocessor have been implemented in a standard cell design combined with full-custom modules. The processor was fabricated in a 0.5 mu m CMOS technology and has a die size of 82 mm(2). It provides a peak performance of more than 1 giga arithmetic operations per second (GOPS) at 66 MHz. For processing of very computation-intensive algorithms or high data rates, several processors can be bus-connected to form a MIMD multiprocessor system.
引用
收藏
页码:50 / 55
页数:6
相关论文
共 50 条
  • [1] A video compression platform on a pre-configurable MIMD/SIMD signal processor
    Krottendorfer, G
    Syed, R
    [J]. Visual Communications and Image Processing 2005, Pts 1-4, 2005, 5960 : 1427 - 1435
  • [2] AN NMOS DIGITAL SIGNAL PROCESSOR WITH MULTIPROCESSING CAPABILITY
    MAGAR, S
    ESSIG, D
    CAUDEL, E
    MARSHALL, S
    PETERS, R
    KNEIB, K
    [J]. IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1985, 28 : 90 - 90
  • [3] MULTIMEDIA VIDEO PROCESSOR TO NOT MULTIPROCESSING ON A SINGLE-CHIP
    MYRVAAGNES, R
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1994, 36 (11): : 17 - 18
  • [4] Video signal processor scheduling
    de Kock, EA
    Aarts, EHL
    Verstraten, AJE
    [J]. JOURNAL OF SCHEDULING, 2001, 4 (05) : 259 - 270
  • [5] Virtual digital signal processor for video
    不详
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1995, 25 (04): : 348 - 349
  • [6] A CMOS FACSIMILE VIDEO SIGNAL PROCESSOR
    NAKASHIMA, K
    TADAUCHI, M
    HAMADA, N
    SATO, K
    YASUNARI, K
    NAGAYAMA, Y
    NAGAI, K
    SUEMORI, N
    KUBO, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) : 1179 - 1184
  • [7] A programmable concurrent video signal processor
    Chen, CC
    Jen, CW
    [J]. INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1039 - 1042
  • [8] A CMOS FACSIMILE VIDEO SIGNAL PROCESSOR
    HAMADA, N
    TADAUCHI, M
    NAKASHIMA, K
    YASUNARI, K
    NAGAYAMA, Y
    SUEMORI, N
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 186 - 187
  • [9] Mapping the synthetic aperture radar signal processor on a distributed-memory MIMD architecture
    Fabbretti, G
    Farina, A
    Laforenza, D
    Vinelli, F
    [J]. PARALLEL COMPUTING, 1996, 22 (05) : 761 - 784
  • [10] Fast wavelet-based multiresolution image registration on a multiprocessing digital signal processor
    Wu, H
    Kim, YM
    [J]. INTERNATIONAL JOURNAL OF IMAGING SYSTEMS AND TECHNOLOGY, 1998, 9 (01) : 29 - 37