A video signal processor for MIMD multiprocessing

被引:0
|
作者
Hilgenstock, J [1 ]
Herrmann, K [1 ]
Otterstedt, J [1 ]
Niggemeyer, D [1 ]
Pirsch, P [1 ]
机构
[1] Univ Hannover, Informat Technol Lab, D-30167 Hannover, Germany
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The video signal processor AxPe1280V has been developed for implementation of different video coding applications according to standards like ITU-T H.261/H.263, and ISO MPEG-1/2. It consists of a RISC processor supplemented by a coprocessor for convolution-like low-level tasks. RISC and coprocessor have been implemented in a standard cell design combined with full-custom modules. The processor was fabricated in a 0.5 mu m CMOS technology and has a die size of 82 mm(2). It provides a peak performance of more than 1 giga arithmetic operations per second (GOPS) at 66 MHz. For processing of very computation-intensive algorithms or high data rates, several processors can be bus-connected to form a MIMD multiprocessor system.
引用
收藏
页码:50 / 55
页数:6
相关论文
共 50 条
  • [21] A GENERAL-PURPOSE PROGRAMMABLE VIDEO SIGNAL PROCESSOR
    VANROERMUND, AHM
    SNIJDER, PJ
    DIJKSTRA, H
    HEMERYCK, CG
    HUIZER, CM
    SCHMITZ, JMP
    SLUIJTER, RJ
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1989, 35 (03) : 249 - 258
  • [22] NEW DIGITAL SIGNAL PROCESSOR FOR VIDEO CAMERA SYSTEM
    NIKOH, H
    KOBAYASHI, M
    KUWAJIMA, T
    OHSAWA, K
    KITANO, Y
    SHIMIZU, T
    KANNO, K
    [J]. NEC RESEARCH & DEVELOPMENT, 1991, 32 (02): : 214 - 219
  • [23] PROCESSOR SYSTEM FOR REALTIME VIDEO SIGNAL-PROCESSING
    LIEBSCH, W
    ZIER, D
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (03): : 181 - 187
  • [24] IMPLEMENTATION OF PALPLUS DECODER WITH PROGRAMMABLE VIDEO SIGNAL PROCESSOR
    LIUHA, P
    POHJALA, P
    VANNI, P
    NIEMINEN, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 429 - 435
  • [25] A CAD tool for the optimization of video signal processor architectures
    Kropp, H
    Schwiegershausen, M
    Pirsch, P
    [J]. 1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 1244 - 1247
  • [26] A GENERAL-PURPOSE PROGRAMMABLE VIDEO SIGNAL PROCESSOR
    VANROERMUND, AHM
    DIJKSTRA, H
    HEMERYCK, CG
    HUIZER, CM
    SCHMITZ, JMP
    SLUIJTER, RJ
    SNIJDER, PJ
    [J]. IEEE 89 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS: DIGEST OF TECHNICAL PAPERS, 1989, 8 : 194 - 195
  • [27] Development of Real-time Video Signal Processor
    Harasaki, Hidenobu
    [J]. Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2019, 73 (02):
  • [28] Tightly coupled multiprocessing: The super processor architecture
    Bayer, N
    Ginosar, R
    [J]. ENABLING SOCIETY WITH INFORMATION TECHNOLOGY, 2002, : 329 - 339
  • [29] New digital signal processor for video camera system
    Nikoh, Hidemitsu
    Kobayashi, Munenori
    Kuwajima, Takeshi
    Ohsawa, Kozue
    Kitano, Yutaka
    Shimizu, Toshio
    Kanno, Kohichiroh
    [J]. NEC Research and Development, 1991, 32 (02): : 214 - 219
  • [30] A novel video signal processor with reconfigurable pipelined architecture
    Lai, YK
    Chen, LG
    Chiang, MC
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 73 - 76