Early Diagnosis and Prediction of Wafer Quality Using Machine Learning on sub-10nm Logic Technology

被引：0

作者：

Ko, Heung-Kook ^{[1
]}

Park, Sena ^{[1
]}

Ryu, Jihyun ^{[1
]}

Kim, Sung Ryul ^{[1
]}

Lee, Giwon ^{[1
]}

Lee, Dongjoon ^{[1
]}

Pae, Sangwoo ^{[1
]}

Lee, Euncheol ^{[1
]}

Ji, Yongsun ^{[1
]}

Jiang, Hia ^{[1
]}

Jeong, TaeYoung ^{[1
]}

Uemura, Taiki ^{[1
]}

Kwon, Dongkyun ^{[1
]}

Do, Hyungrok ^{[2
]}

Kahng, Hyungu ^{[2
]}

Cho, Yoon Sang ^{[2
]}

Lee, Jiyoon ^{[2
]}

Kim, Seoung Bum ^{[2
]}

机构：

[1] Samsung Elect, Gyeonggi, San 24 Nongseo Dong Giheung Gu, Yongin 446711, Gyeonggi Do, South Korea

[2] Korea Univ, Sch Ind Management Engn, 145 Anam Ro, Seoul 02841, South Korea

来源：

2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2020年

关键词：

Gradient Boosting; Machine Learning; Mice; Risk Prediction;

D O I：

10.1109/irps45951.2020.9128932

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes to use machine learning (ML) methods to predict wafer quality using Fab inline measured items, DC measurements, and DVS (Dynamic Voltage Stress) at wafer sort. With developed ML approach, the predicted accuracy is more than 80% in 8 nm products used in this study. We believe this method can be further fine-tuned to help enable ICs at the high level expected for automotive systems. By assigning predictive rankings, the method also helps enable best tooling system for higher quality

引用

页数：5

共 50 条

[1] Machine Learning-enhanced Multi-dimensional Co-Optimization of Sub-10nm Technology Node Options
Ceyhan, A.
Quijas, J.
Jain, S.
Liu, H. -Y
Gifford, W. E.
Chakravarty, S.
[J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
[2] Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes
Goud, A. Arun
Venkatesan, Rangharajan
Raghunathan, Anand
Roy, Kaushik
[J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 13 (02)
[3] DRC Hotspot Prediction at Sub-10nm Process Nodes Using Customized Convolutional Network
Liang, Rongjian
Xiang, Hua
Pandey, Diwesh
Reddy, Lakshmi
Ramji, Shyam
Nam, Gi-Joon
Hu, Jiang
[J]. PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), 2020, : 135 - 142
[4] New Lithography Technology for Sub-10nm Patterning with Shrinking Organic Material
Morita, Seiji
[J]. ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES VI, 2014, 9049
[5] Towards High Performance Sub-10nm finW Bulk FinFET Technology
Chiarella, T.
Kubicek, S.
Rosseel, E.
Ritzenthaler, R.
Hikavyy, A.
Eyben, P.
De Keersgieter, A.
Ragnarsson, L-A.
Kim, M. -S
Chew, S. -A
Schram, T.
Demuynck, S.
Cupak, M.
Rijnders, L.
Dehan, M.
Horiguchi, N.
Mitard, J.
Mocuta, D.
Mocuta, A.
Thean, A. V-Y.
[J]. 2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 131 - 134
[6] Will Self-heating be Seriously Problematic in Sub-10nm Technology Nodes ?
Zhao, Yi
Qu, Yiming
Chen, Bing
[J]. 2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
[7] Reassessing InGaAs for Logic: Mobility Extraction in sub-10nm Fin-Width FinFETs
Cai, Xiaowei
Vardi, Alan
Grajal, Jesus
del Alamo, Jesus A.
[J]. 2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T246 - T247
[8] Realization of Sub-10nm Fluorinated Silicene Based Spin Diode and Spin Diode Logic
Najar, Muzaffar A.
Shah, Khurshed A.
Parah, Shabir A.
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 641 - 648
[9] Reconfigurable Gates with Sub-10nm Ambipolar SB-FinFETs for Logic Locking & Obfuscation
Canan, Talha Furkan
Kaya, Savas
Chenji, Harsha
Karanth, Avinash
[J]. 2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 953 - 956
[10] SCIL Nanoimprint Solutions; high volume soft NIL for wafer scale sub-10nm resolution
Voorkamp, R.
Verschuuren, M. A.
van Brakel, R.
[J]. 32ND EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2016, 10032

← 1 2 3 4 5 →