A FORMAL APPROACH ON SPECIFICATION MODELING TO SUPPORT INDUSTRIAL PLC PROGRAM VERIFICATION

被引:0
|
作者
De, Soumen [1 ]
Sethuraman, Nagarajan [1 ]
Yuan, Chengyin
机构
[1] Gen Motors R&D, India Sci Lab, Bangalore, Karnataka, India
关键词
D O I
暂无
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
Intensive global competition requires the automotive manufacturers to launch new vehicle models with a shorter launch time, better quality, lower cost and more customization. One of the key enablers for achieving these objectives is to have an efficient & error-free manufacturing automation system which is typically controlled by Programmable Logic Controllers (PLC). The current PLC logic code testing process in automotive industry is usually performed manually by individual engineer, and the overall testing quality highly depends on the engineer's expertise and experience. The PLC logic code testing normally consists of two parts, testing requirements (specification) and testing methods. One of the major hurdles for applying rigorous testing methods on PLC logic verification in industry is the lack of formal testing specifications. The current PLC testing specifications and requirements are documented in various formats, such as sequence of operation document, process instrument diagram, wiring diagrams, and time motion diagrams, etc. These varied documents cannot be directly used for control logic testing and require a better alternative. Formal methods, the latest technology widely used in software testing, is an approach selected for generating comprehensive test cases to ensure the correctness and consistency of PLC programs. This paper presents a novel approach for specifying the expected behavior of the already implemented industrial PLC code. The generated formal specification models can work with math-based logic verification tool to facilitate the usage of formal verification in manufacturing automation control. The specification modeling methodology contains all the required information from different logic design and testing phases, such as process sequence, wiring information, logic pattern, code comments, and domain knowledge, etc. And the statecharts is used as model formalism, because of its capability to model states hierarchically and provide a better visual representation.
引用
收藏
页码:59 / 67
页数:9
相关论文
共 50 条
  • [1] Formal Specification and Verification of Industrial Control Logic Components
    Ljungkrantz, Oscar
    Akesson, Knut
    Fabian, Martin
    Yuan, Chengyin
    [J]. IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2010, 7 (03) : 538 - 548
  • [2] VESAR - A PRAGMATIC APPROACH TO FORMAL SPECIFICATION AND VERIFICATION
    ALGAYRES, B
    COELHO, V
    DOLDI, L
    GARAVEL, H
    LEJEUNE, Y
    RODRIGUEZ, C
    [J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1993, 25 (07): : 779 - 790
  • [3] Formal Verification for Validation of PSEEL's PLC Program
    Niang, Mohamed
    Philippot, Alexandre
    Gellot, Francois
    Coupat, Raphael
    Riera, Bernard
    Lefebvre, Sebastien
    [J]. ICINCO: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS - VOL 1, 2017, : 567 - 574
  • [4] Formal Specification and Verification of Components for Industrial Logic Control Programming
    Ljungkrantz, Oscar
    Akesson, Knut
    Fabian, Martin
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING, VOLS 1 AND 2, 2008, : 935 - 940
  • [5] Formal specification and verification of the SET/A protocol with an integrated approach
    Lam, VSW
    Padget, J
    [J]. CEC 2004: IEEE INTERNATIONAL CONFERENCE ON E-COMMERCE TECHNOLOGY, PROCEEDINGS, 2004, : 229 - 235
  • [6] A Formal Methods Approach to Security Requirements Specification and Verification
    Rouland, Quentin
    Hamid, Brahim
    Bodeveix, Jean-Paul
    Filali, Mamoun
    [J]. 2019 24TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2019), 2019, : 236 - 241
  • [7] Formal specification and verification of VHDL
    Bickford, M
    Jamsek, D
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 310 - 326
  • [8] An approach to formal specification and verification of map-centered applications
    Nelson, MAV
    Alencar, PSC
    Cowan, DD
    [J]. ENVIRONMENTAL MODELLING & SOFTWARE, 2001, 16 (05) : 459 - 465
  • [9] FORMAL FOUNDATION FOR SPECIFICATION AND VERIFICATION
    LAMPORT, L
    SCHNEIDER, FB
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1985, 190 : 203 - 285
  • [10] Formal Specification and Verification of CRDTs
    Zeller, Peter
    Bieniusa, Annette
    Poetzsch-Heffter, Arnd
    [J]. FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48