Formal specification and verification of VHDL

被引：0
|
作者：
Bickford, M [1 ]
Jamsek, D [1 ]
机构：
[1] Odyssey Res Associates, Ithaca, NY 14850 USA
来源：
FORMAL METHODS IN COMPUTER-AIDED DESIGN | 1996年 / 1166卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
We give an overview of our system for the verification of VHDL designs(1), and discuss its rationale. We present a complete example of a simple processor and discuss general methods for specification of state machines and timed and untimed combinational circuits.
引用
收藏
页码：310 / 326
页数：17
相关论文
共 50 条
  • [1] Formal specification in VHDL for hardware verification
    Reetz, R
    Schneider, K
    Kropf, T
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 257 - 263
  • [2] Automated formal verification for VHDL designs
    Lin, FY
    Li, HC
    COMPUTERS AND THEIR APPLICATIONS - PROCEEDINGS OF THE ISCA 11TH INTERNATIONAL CONFERENCE, 1996, : 174 - 177
  • [3] Formal Specification and Verification of CRDTs
    Zeller, Peter
    Bieniusa, Annette
    Poetzsch-Heffter, Arnd
    FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, 2014, 8461 : 33 - 48
  • [4] FORMAL FOUNDATION FOR SPECIFICATION AND VERIFICATION
    LAMPORT, L
    SCHNEIDER, FB
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 190 : 203 - 285
  • [5] FORMAL VERIFICATION OF VHDL DESCRIPTIONS IN THE PREVAIL ENVIRONMENT
    BORRIONE, DD
    PIERRE, LV
    SALEM, AM
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (02): : 42 - 56
  • [6] VHDL DESCRIPTION AND FORMAL VERIFICATION OF SYSTOLIC MULTIPLIERS
    PIERRE, L
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 225 - 242
  • [7] Formal verification of VHDL - The model checker CV
    Deharbe, D
    Shankar, S
    Clarke, EM
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 95 - 98
  • [8] Products/news: VHDL support for formal verification
    Computer Design, 1997, 36 (05):
  • [9] FORMAL SPECIFICATION AND VERIFICATION OF MICROPROCESSOR SYSTEMS
    JOYCE, JJ
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 371 - 378
  • [10] Formal Specification and Verification of Security Guidelines
    Zhioua, Zeineb
    Roudier, Yves
    Ameur, Rabea Boulifa
    2017 IEEE 22ND PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2017), 2017, : 267 - 273
12345