Formal specification and verification of VHDL

被引:0
|
作者
Bickford, M [1 ]
Jamsek, D [1 ]
机构
[1] Odyssey Res Associates, Ithaca, NY 14850 USA
来源
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We give an overview of our system for the verification of VHDL designs(1), and discuss its rationale. We present a complete example of a simple processor and discuss general methods for specification of state machines and timed and untimed combinational circuits.
引用
收藏
页码:310 / 326
页数:17
相关论文
共 50 条
  • [31] Formal specification and verification of ARM6
    Fox, A
    THEOREM PROVING IN HIGHER ORDER LOGICS, PROCEEDINGS, 2003, 2758 : 25 - 40
  • [32] Formal Specification and Verification of Transmission Control Protocol
    Jarrar, Abdessamad
    Bellasri, Otman
    Chougdali, Sallami
    Balouki, Youssef
    ICCWCS'17: PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING AND WIRELESS COMMUNICATION SYSTEMS, 2017,
  • [33] VESAR - A PRAGMATIC APPROACH TO FORMAL SPECIFICATION AND VERIFICATION
    ALGAYRES, B
    COELHO, V
    DOLDI, L
    GARAVEL, H
    LEJEUNE, Y
    RODRIGUEZ, C
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1993, 25 (07): : 779 - 790
  • [34] Formal Specification and Automatic Verification of Conditional Commitments
    El Kholy, Warda
    El Menshawy, Mohamed
    Bentahar, Jamal
    Qu, Hongyang
    Dssouli, Rachida
    IEEE INTELLIGENT SYSTEMS, 2015, 30 (02) : 36 - 44
  • [35] Formal specification and verification of Java']Java refactorings
    Garrido, Alejandra
    Meseguer, Jose
    SIXTH IEEE INTERNATIONAL WORKSHOP ON SOURCE CODE ANALYSIS AND MANIPULATION, PROCEEDINGS, 2006, : 165 - +
  • [36] FORMAL HARDWARE SPECIFICATION AND VERIFICATION USING PROLOG
    BREZOCNIK, Z
    HORVAT, B
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 163 - 170
  • [37] A survey on formal specification and verification of separation kernels
    Yongwang Zhao
    Zhibin Yang
    Dianfu Ma
    Frontiers of Computer Science, 2017, 11 : 585 - 607
  • [39] Integrating formal specification and software verification and validation
    Duke, R
    Miller, T
    Strooper, P
    TEACHING FORMAL METHODS, PROCEEDINGS, 2004, 3294 : 124 - 139
  • [40] Specification and formal verification of interconnect bus protocols
    Ivanov, L
    Nunna, R
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 378 - 382