A FORMAL APPROACH ON SPECIFICATION MODELING TO SUPPORT INDUSTRIAL PLC PROGRAM VERIFICATION

被引:0
|
作者
De, Soumen [1 ]
Sethuraman, Nagarajan [1 ]
Yuan, Chengyin
机构
[1] Gen Motors R&D, India Sci Lab, Bangalore, Karnataka, India
关键词
D O I
暂无
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
Intensive global competition requires the automotive manufacturers to launch new vehicle models with a shorter launch time, better quality, lower cost and more customization. One of the key enablers for achieving these objectives is to have an efficient & error-free manufacturing automation system which is typically controlled by Programmable Logic Controllers (PLC). The current PLC logic code testing process in automotive industry is usually performed manually by individual engineer, and the overall testing quality highly depends on the engineer's expertise and experience. The PLC logic code testing normally consists of two parts, testing requirements (specification) and testing methods. One of the major hurdles for applying rigorous testing methods on PLC logic verification in industry is the lack of formal testing specifications. The current PLC testing specifications and requirements are documented in various formats, such as sequence of operation document, process instrument diagram, wiring diagrams, and time motion diagrams, etc. These varied documents cannot be directly used for control logic testing and require a better alternative. Formal methods, the latest technology widely used in software testing, is an approach selected for generating comprehensive test cases to ensure the correctness and consistency of PLC programs. This paper presents a novel approach for specifying the expected behavior of the already implemented industrial PLC code. The generated formal specification models can work with math-based logic verification tool to facilitate the usage of formal verification in manufacturing automation control. The specification modeling methodology contains all the required information from different logic design and testing phases, such as process sequence, wiring information, logic pattern, code comments, and domain knowledge, etc. And the statecharts is used as model formalism, because of its capability to model states hierarchically and provide a better visual representation.
引用
收藏
页码:59 / 67
页数:9
相关论文
共 50 条
  • [21] Formal specification and verification of a micropayment protocol
    Gouda, MG
    Liu, AX
    [J]. ICCCN 2004: 13TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS, PROCEEDINGS, 2004, : 489 - 494
  • [22] Formal Verification of ABAP by Z Specification
    Rodruksa, Soravit
    Pradubsuwun, Denduang
    [J]. PROCEEDINGS OF 2017 14TH INTERNATIONAL JOINT CONFERENCE ON COMPUTER SCIENCE AND SOFTWARE ENGINEERING (JCSSE), 2017,
  • [23] FORMAL SPECIFICATION AND VERIFICATION OF MICROPROCESSOR SYSTEMS
    JOYCE, JJ
    [J]. INTEGRATION-THE VLSI JOURNAL, 1989, 7 (03) : 247 - 266
  • [24] Formal Specification and Verification of Security Guidelines
    Zhioua, Zeineb
    Roudier, Yves
    Ameur, Rabea Boulifa
    [J]. 2017 IEEE 22ND PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2017), 2017, : 267 - 273
  • [25] ON THE FORMAL SPECIFICATION AND VERIFICATION OF DIGITAL CIRCUITS
    DEGRAAF, PJ
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 537 - 544
  • [26] Formal specification and verification of hardware designs
    Ramesh, S
    Rao, SSSP
    Sivakumar, G
    Bhaduri, P
    [J]. PHOTOMASK AND X-RAY MASK TECHNOLOGY V, 1998, 3412 : 261 - 268
  • [27] FORMAL TECHNIQUES FOR SYSTEMS SPECIFICATION AND VERIFICATION
    CARMO, J
    SERNADAS, A
    [J]. INFORMATION SYSTEMS, 1991, 16 (03) : 245 - 272
  • [28] Intrusion Detection in PLC-Based Industrial Control Systems Using Formal Verification Approach in Conjunction with Graphs
    Muluken Hailesellasie
    Syed Rafay Hasan
    [J]. Journal of Hardware and Systems Security, 2018, 2 (1) : 1 - 14
  • [29] FORMAL SPECIFICATION AND VERIFICATION OF DISTRIBUTED SYSTEMS
    CHEN, BS
    YEH, RT
    [J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1983, 9 (06) : 710 - 722
  • [30] Formal specification in VHDL for hardware verification
    Reetz, R
    Schneider, K
    Kropf, T
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 257 - 263