Estimating phase-locked loop jitter due to substrate coupling: A cyclostationary approach

被引：0

作者：

Chan, HHY ^{[1
]}

Zilic, Z ^{[1
]}

机构：

[1] McGill Univ, Dept ECE, Microelect & Comp Syst Lab, Montreal, PQ H3A 2A7, Canada

来源：

ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

On-chip phase-locked loops (PLLs) are critical components for clock generation and recovery in high-speed communication and data processing systems. The presence of partially-correlated substrate noise presents a new challenge to predicting PLL jitter. We propose a model that describes the substrate noise-to-jitter transfer characteristics for CMOS ring oscillator-based PLLs on epitaxial substrate. The proposed model is verified against jitter simulations.

引用

页码：309 / 314

页数：6

共 50 条

[1] Discrete-Time, Cyclostationary Phase-Locked Loop Model for Jitter Analysis
Vamvakos, Socrates D.
Stojanovic, Vladimir
Nikolic, Borivoje
[J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 637 - 640
[2] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
WALTERS, SM
TROUDET, T
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
[3] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
[J]. PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
[4] Substrate coupling analysis and simulation for an industrial phase-locked loop
Welch, RJ
Yang, AT
[J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E94 - E97
[5] Phase-locked loop architecture for adaptive jitter optimization
Vamvakos, SD
Werner, C
Nikolic, B
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 161 - 164
[6] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
BARTEL, W
[J]. FREQUENZ, 1979, 33 (02) : 51 - 57
[7] LINEAR PHASE-LOCKED LOOP THEORY FOR CYCLOSTATIONARY INPUT DISTURBANCES
MOENECLAEY, M
[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1982, 30 (10) : 2253 - 2259
[8] Jitter optimization based on phase-locked loop design parameters
Mansuri, M
Yang, CKK
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1375 - 1382
[9] A phase-locked loop with a jitter of 50 fs for astronomy applications
Braun, Tobias T.
van Delden, Marcel
Bredendiek, Christian
Schoepfel, Jan
Hauptmeier, Stephan
Shillue, William
Musch, Thomas
Pohl, Nils
[J]. INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2023, 15 (06) : 1012 - 1020
[10] EFFECT OF PHASE JITTER ON PERFORMANCE OF A FIRST-ORDER PHASE-LOCKED LOOP
PROTONOTARIOS, EN
[J]. IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1970, CO18 (01): : 74 - +

← 1 2 3 4 5 →