A phase-locked loop with a jitter of 50 fs for astronomy applications

被引：2

作者：

Braun, Tobias T. ^{[1
]}

van Delden, Marcel ^{[1
]}

Bredendiek, Christian ^{[2
]}

Schoepfel, Jan ^{[1
]}

Hauptmeier, Stephan ^{[1
]}

Shillue, William ^{[3
]}

Musch, Thomas ^{[1
]}

Pohl, Nils ^{[1
,2
]}

机构：

[1] Ruhr Univ Bochum, Bochum, Germany

[2] Fraunhofer FHR, Wachtberg, Germany

[3] Natl Radio Astron Observ, Charlottesville, VA USA

来源：

INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES | 2023年 / 15卷 / 06期

关键词：

aerospace; E-Band; frequency synthesizer; local oscillator; phase-locked loop; SiGe; GHZ FMCW; MILLIMETER; SYNTHESIZER; SIGE; PLL;

D O I：

10.1017/S1759078722001386

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Radio telescopes are among the applications with the highest demands on a local oscillator (LO), which is used to receive and process the signals coming from the sky. Therefore the modules providing the required LO signal have traditionally been big and complicated. To overcome this disadvantage, we implement our own integrated frequency synthesizer inside a small LO module in this article. With this synthesizer we are able to achieve a jitter of only 50 fs integrated from 10 Hz to 2.5 GHz offset at a carrier frequency of 75 GHz. This is in part achieved by a very low in-band phase noise of -111.8 dBc at 10 kHz offset. The stabilizable frequency range is 62-88 GHz. Thus achieving promising results to fulfill this very demanding task with integrated frequency synthesizers in the future.

引用

页码：1012 / 1020

页数：9

共 50 条

[1] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
WALTERS, SM
TROUDET, T
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
[2] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
[J]. PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
[3] Phase-locked loop architecture for adaptive jitter optimization
Vamvakos, SD
Werner, C
Nikolic, B
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 161 - 164
[4] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
BARTEL, W
[J]. FREQUENZ, 1979, 33 (02) : 51 - 57
[5] Jitter optimization based on phase-locked loop design parameters
Mansuri, M
Yang, CKK
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1375 - 1382
[6] Microelectromechanical Phase Detectors for Phase-Locked Loop Applications
Dunk, Israel
Chandrahalim, Hengky
[J]. 2020 IEEE SENSORS, 2020,
[7] A Hybrid Phase-Locked Loop for CDR Applications
Jalali, Mohammad Sadegh
Bakhtiar, Alireza Sharif
Mirabbasi, Shahriar
[J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2533 - 2536
[8] EFFECT OF PHASE JITTER ON PERFORMANCE OF A FIRST-ORDER PHASE-LOCKED LOOP
PROTONOTARIOS, EN
[J]. IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1970, CO18 (01): : 74 - +
[9] A low jitter and low-power phase-locked loop design
Chen, KH
Liao, HS
Tzou, LJ
[J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 257 - 260
[10] Frequency jitter of a digital phase-locked loop and comparison with a modified CRB
Kandeepan, S
Reisenfeld, S
[J]. ICCS 2002: 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 96 - 100

← 1 2 3 4 5 →