A phase-locked loop with a jitter of 50 fs for astronomy applications

被引：6

作者：

Braun, Tobias T. ^{[1
]}

van Delden, Marcel ^{[1
]}

Bredendiek, Christian ^{[2
]}

Schoepfel, Jan ^{[1
]}

Hauptmeier, Stephan ^{[1
]}

Shillue, William ^{[3
]}

Musch, Thomas ^{[1
]}

Pohl, Nils ^{[1
,2
]}

机构：

[1] Ruhr Univ Bochum, Bochum, Germany

[2] Fraunhofer FHR, Wachtberg, Germany

[3] Natl Radio Astron Observ, Charlottesville, VA USA

来源：

INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES | 2023年 / 15卷 / 06期

关键词：

aerospace; E-Band; frequency synthesizer; local oscillator; phase-locked loop; SiGe; GHZ FMCW; MILLIMETER; SYNTHESIZER; SIGE; PLL;

D O I：

10.1017/S1759078722001386

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Radio telescopes are among the applications with the highest demands on a local oscillator (LO), which is used to receive and process the signals coming from the sky. Therefore the modules providing the required LO signal have traditionally been big and complicated. To overcome this disadvantage, we implement our own integrated frequency synthesizer inside a small LO module in this article. With this synthesizer we are able to achieve a jitter of only 50 fs integrated from 10 Hz to 2.5 GHz offset at a carrier frequency of 75 GHz. This is in part achieved by a very low in-band phase noise of -111.8 dBc at 10 kHz offset. The stabilizable frequency range is 62-88 GHz. Thus achieving promising results to fulfill this very demanding task with integrated frequency synthesizers in the future.

引用

页码：1012 / 1020

页数：9

共 50 条

[21] A low jitter phase-locked loop based on self-biased techniques
Xian, Zhang
Hhua, Liu
Lei, Li
IEICE ELECTRONICS EXPRESS, 2015, 12 (16):
[22] Estimating phase-locked loop jitter due to substrate coupling: A cyclostationary approach
Chan, HHY
Zilic, Z
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 309 - 314
[23] A Low-Jitter Self-Biased Phase-Locked Loop for SerDes
Yuan, Heng-zhou
Guo, Yang
Liu, Yao
Liang, Bin
Guo, Qian-cheng
Tan, Jia-wei
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 59 - 60
[24] Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model
Koskin, Eugene
Bisiaux, Pierre
Galayko, Dimitri
Blokhina, Elena
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (01) : 77 - 81
[25] An All-Digital Phase-Locked Loop with Fast Acquisition and Low Jitter
Zhao, Jun
Kim, Yong-Bin
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 277 - 280
[26] Discrete-Time, Cyclostationary Phase-Locked Loop Model for Jitter Analysis
Vamvakos, Socrates D.
Stojanovic, Vladimir
Nikolic, Borivoje
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 637 - 640
[27] Linear Phase-Locked Loop
Miskovic, Vlatko
Blasko, Vladimir
Jahns, Thomas M.
Lorenz, Robert D.
Jorgensen, Per M.
2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 5677 - 5683
[28] Phase-locked loop with neurocontroller
Liu, WP
Chiang, CK
SICE '98 - PROCEEDINGS OF THE 37TH SICE ANNUAL CONFERENCE: INTERNATIONAL SESSION PAPERS, 1998, : 1133 - 1138
[29] EFFECT OF FAST JITTER ON A LATCH-TYPE PHASE COMPARATOR IN A PHASE-LOCKED LOOP.
Yamashita, Masamitsu
Murata, Masashi
Namekawa, Toshihiko
Matsuda, Yoshiteru
Electronics and Communications in Japan (English translation of Denshi Tsushin Gakkai Zasshi), 1976, 59 (07): : 27 - 34
[30] Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation
Liu, Lechang
Pokharel, Ramesh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (01) : 166 - 170

← 1 2 3 4 5 →