A Low Power SHA-less Pipelined ADC used in DVB-S2

被引：0

作者：

Zhang, Zhang ^{[1
]}

Zeng, Xiaoyang ^{[1
]}

Li, Jian ^{[1
]}

Xie, Lei ^{[1
]}

Guo, Yawei ^{[2
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China

[2] Comlent Technol Inc, Shanghai 201203, Peoples R China

来源：

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 8-b 125MS/s pipelined Analog-to-Digital Converter (ADC) used in DVB-S2 is presented in this paper. Based on reviewing low-power design techniques of high speed ADCs, several technologies are used in the design including the SHA-less architecture to reduce the power dissipation significantly. Detailed analysis is given about the relationship between the closed loop bandwidth (BWclose) and the current of operational amplifier (OPAMP) used in Multiply Digital-to-Analog Converter (MDAC) to get the lowest power dissipation which can satisfy the ADC. The ADC is realized in SMIC 0.18um 1P6M CMOS process and according to the simulation results, the SNDR is 48dB with the power of 23.5mW.

引用

页码：1905 / +

页数：2

共 50 条

[21] A DITHERING TECHNIQUE FOR SHA_LESS PIPELINED ADC
Ning, Ning
Du, Ling
Chen, Hua
Wu, Shuangyi
Yu, Qi
Liu, Yang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (01)
[22] A 12-bit 40-MS/s SHA-less pipelined ADC using a front-end RC matching technique
范明俊
任俊彦
舒光华
过瑶
李宁
叶凡
许俊
半导体学报, 2011, 32 (01) : 85 - 89
[23] A 14-bit 500-MS/s SHA-less Pipelined ADC in 65nm CMOS Technology for Wireless Receiver
Zhang, Yanhua
Yang, Lijie
Dang, Ruirui
Xu, Zhiwei
Song, Chunyi
2018 IEEE 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2018), 2018, : 91 - 94
[24] A 12-bit 40-MS/s SHA-less pipelined ADC using a front-end RC matching technique
Fan Mingjun
Ren Junyan
Shu Guanghua
Guo Yao
Li Ning
Ye Fan
Xu Jun
JOURNAL OF SEMICONDUCTORS, 2011, 32 (01)
[25] SHA-Less Pipelined ADC Converting 10th Nyquist Band with In-Situ Clock-Skew Calibration
Huang, Pingli
Hsien, Szukang
Lu, Victor
Wan, Peiyuan
Lee, Seung-Chul
Liu, Wenbo
Chen, Bo-Wei
Lee, Yung-Pin
Chen, Wen-Tsao
Yang, Tzu-Yi
Ma, Gin-Kou
Chiu, Yun
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[26] Split ADC digital background calibration for high speed SHA-less pipeline ADCs
Adel, Hussein
Sabut, Marc
Petigny, Roger
Louerat, Marie-Minerve
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1143 - 1146
[27] A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS
Li, Liang
Xu, Mingyuan
Huang, Xingfa
Shen, Xiaofeng
Fu, Dongbing
Chen, Xi
Pujie
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
[28] A 14 bit 500 MS/s SHA-less pipelined ADC with a highly linear input buffer and power-efficient supply voltage domain arrangement in 40 nm CMOS
Chen, Xubin
Li, Xuan
Shen, Yupeng
Liu, Jiarui
Chen, Hua
IEICE ELECTRONICS EXPRESS, 2019, 16 (11): : 1 - 5
[29] A 15-bit 20 MS/s SHA-Less Pipelined ADC Achieving 73.7 dB SNDR with Averaging Correlated Level Shifting Technique
Wang, Jia-Ching
Hung, Tsune-Chih
Kuo, Tai-Haur
2019 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2019,
[30] A 5GS/s 150mW 10b SHA-Less Pipelined/SAR Hybrid ADC in 28nm CMOS
Brandolini, Massimo
Shin, Young
Raviprakash, Karthik
Wang, Tao
Wu, Rong
Geddada, Hemasundar M.
Ko, Yen-Jen
Ding, Yen
Huang, Chun-Sheng
Shih, Wei-Ta
Hsieh, Ming-Hung
Chou, Wei-Te
Li, Tianwei
Shrivastava, Ayaskant
Chen, Yi-Chun
Hung, Juo-Jung
Cusmai, Giuseppe
Wu, Jiangfeng
Zhang, Mo M.
Unruh, Greg
Venes, Ardie
Sen Huang, Hung
Chen, Chun-Ying
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 468 - +

← 1 2 3 4 5 →