A Lightweight Spiking GAN Model for Memristorcentric Silicon Circuit with On-chip Reinforcement Adversarial Learning

被引:2
|
作者
Tian, Min [1 ]
Lu, Jing [1 ]
Gao, Haoran [1 ]
Wang, Haibing [1 ]
Yu, Jianyi [1 ]
Shi, Cong [1 ]
机构
[1] Chongqing Univ, Sch Microelect & Commun Engn, Chongqing 400044, Peoples R China
基金
中国国家自然科学基金;
关键词
Spiking neuron; Generative adversarial network; Memristor; Reinforcement learning; Rewardmodulated; STDP; On-chip learning; Neuromorphic systems;
D O I
10.1109/ISCAS48785.2022.9937639
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a powerful generative model, Generative Adversarial Network (GAN) is widely studied to automatically generate high-quality new data to greatly enhances the capabilities of artificial intelligence (AI) technology. However, the unique training process of GAN comes at a very high computational complexity and high cost of memory accesses. In this work, a memristor-based spiking-GAN neuromorphic hardware system is proposed to address the challenges. Both the generator and discriminator of GAN are in the form of spiking neural network (SNN) to improve the computational performance, and the memristor synapse circuit with 1 memristor and 4 transistors (1M4T) is proposed as Computing in Memory (CIM) to avoid the cost of memory accesses. The reinforcement learning rule (i.e., reward-modulated spiketiming dependent plasticity, or R-STDP) is used to train both discriminator and generator networks, with a new backpropagation method for the reward/punishment signal. Tests on the MNIST and Fashion-MNIST datasets showed that the proposed GAN can efficiently generate data samples. The results demonstrate the great potential of this memristor-based spiking-GAN for high-speed energy-efficient data augmentations.
引用
收藏
页码:3388 / 3392
页数:5
相关论文
共 50 条
  • [41] Analog Multilayer Perceptron Circuit with On-chip Learning: Portable Electronic Nose
    Pan, Chih-Heng
    Tang, Kea-Tiong
    OLFACTION AND ELECTRONIC NOSE: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON OLFACTION AND ELECTRONIC NOSE, 2011, 1362 : 121 - 124
  • [42] Synaptic plasticity model of a spiking neural network for reinforcement learning
    Lee, Kyoobin
    Kwon, Dong-Soo
    NEUROCOMPUTING, 2008, 71 (13-15) : 3037 - 3043
  • [43] A Circuit Architecture for Analog On-Chip Back Propagation Learning with Local Learning Rate Adaptation
    G. M. Bo
    D. D. Caviglia
    H. Chible`
    M. Valle
    Analog Integrated Circuits and Signal Processing, 1999, 18 : 163 - 173
  • [44] Circuit architecture for analog on-chip back propagation learning with local learning rate adaptation
    Univ of Genoa, Genova, Italy
    Analog Integr Circuits Signal Process, 2 (163-173):
  • [45] A circuit architecture for analog on-chip back propagation learning with local learning rate adaptation
    Bo, GM
    Caviglia, DD
    Chiblè, H
    Valle, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (2-3) : 163 - 173
  • [46] Hierarchical reinforcement learning for chip-macro placement in integrated circuit
    Tan, Zhentao
    Mu, Yadong
    PATTERN RECOGNITION LETTERS, 2024, 179 : 108 - 114
  • [47] A new equivalent circuit model for on-chip spiral transformers in CMOS RFICs
    韦家驹
    王志功
    李智群
    唐路
    半导体学报, 2012, 33 (05) : 126 - 130
  • [48] An Equivalent Lumped-circuit Model for On-chip Symmetric Intertwined Transformer
    Kang, Jin
    Sun, Lingling
    Wen, Jincai
    Zhao, Mingfu
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 674 - 677
  • [49] A new equivalent circuit model for on-chip spiral transformers in CMOS RFICs
    Wei Jiaju
    Wang Zhigong
    Li Zhiqun
    Tang Lu
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (05)
  • [50] Frequency-independent equivalent circuit model for on-chip spiral inductors
    Cao, Y
    Groves, RA
    Zamdmer, ND
    Plouchart, JO
    Wachnik, RA
    Huang, XJ
    King, TJ
    Hu, CM
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 217 - 220