A Lightweight Spiking GAN Model for Memristorcentric Silicon Circuit with On-chip Reinforcement Adversarial Learning

被引:2
|
作者
Tian, Min [1 ]
Lu, Jing [1 ]
Gao, Haoran [1 ]
Wang, Haibing [1 ]
Yu, Jianyi [1 ]
Shi, Cong [1 ]
机构
[1] Chongqing Univ, Sch Microelect & Commun Engn, Chongqing 400044, Peoples R China
基金
中国国家自然科学基金;
关键词
Spiking neuron; Generative adversarial network; Memristor; Reinforcement learning; Rewardmodulated; STDP; On-chip learning; Neuromorphic systems;
D O I
10.1109/ISCAS48785.2022.9937639
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a powerful generative model, Generative Adversarial Network (GAN) is widely studied to automatically generate high-quality new data to greatly enhances the capabilities of artificial intelligence (AI) technology. However, the unique training process of GAN comes at a very high computational complexity and high cost of memory accesses. In this work, a memristor-based spiking-GAN neuromorphic hardware system is proposed to address the challenges. Both the generator and discriminator of GAN are in the form of spiking neural network (SNN) to improve the computational performance, and the memristor synapse circuit with 1 memristor and 4 transistors (1M4T) is proposed as Computing in Memory (CIM) to avoid the cost of memory accesses. The reinforcement learning rule (i.e., reward-modulated spiketiming dependent plasticity, or R-STDP) is used to train both discriminator and generator networks, with a new backpropagation method for the reward/punishment signal. Tests on the MNIST and Fashion-MNIST datasets showed that the proposed GAN can efficiently generate data samples. The results demonstrate the great potential of this memristor-based spiking-GAN for high-speed energy-efficient data augmentations.
引用
收藏
页码:3388 / 3392
页数:5
相关论文
共 50 条
  • [31] On-chip remote charger model using plasmonic island circuit
    Ali, J.
    Youplao, P.
    Pornsuwancharoen, N.
    Aziz, M. S.
    Chiangga, S.
    Amiri, I. S.
    Punthawanunt, S.
    Singh, G.
    Yupapin, P.
    RESULTS IN PHYSICS, 2018, 9 : 815 - 818
  • [32] A Many-Core Accelerator Design for On-Chip Deep Reinforcement Learning
    Wang, Ying
    Wang, Mengdi
    Li, Bing
    Li, Huawei
    Li, Xiaowei
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [33] Spatial Equivalent Circuit Model for Simulation of On-Chip Thermoelectric Harvesters
    Lineykin, Simon
    Sitbon, Moshe
    Kuperman, Alon
    MICROMACHINES, 2020, 11 (06) : 1 - 19
  • [34] AdaTest: Reinforcement Learning and Adaptive Sampling for On-chip Hardware Trojan Detection
    Chen, Huili
    Zhang, Xinqiao
    Huang, Ke
    Koushanfar, Farinaz
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (02)
  • [35] TSV Extracted Equivalent Circuit Model and an On-Chip Test Solution
    Gong, Zheng
    Rashidzadeh, Rashid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (04) : 679 - 690
  • [36] Securing On-Chip Learning: Navigating Vulnerabilities and Potential Safeguards in Spiking Neural Network Architectures
    Nazari, Najmeh
    Gubbi, Kevin Immanuel
    Latibari, Banafsheh Saber
    Chowdhury, Muhtasim Alam
    Fang, Chongzhou
    Sasan, Avesta
    Rafatirad, Setareh
    Homayoun, Houman
    Salehi, Soheil
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [37] Experimental Demonstration of XOR Separation by On-chip Training a Linear Silicon Photonic Circuit
    Cong, Guangwei
    Yamamoto, Noritsugu
    Inoue, Takashi
    Maegami, Yuriko
    Ohno, Morifumi
    Kita, Shota
    Namiki, Shu
    Yamada, Koji
    2021 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2021,
  • [38] On-chip bias circuit for W-band silicon–germanium power amplifier
    Shuo Yang
    Lijun Zhang
    Jun Fu
    Xiaobin Zhang
    Journal of Semiconductors, 2018, (12) : 191 - 195
  • [39] Equivalent circuit modeling of single and coupled on-chip interconnects on lossy silicon substrate
    Oregon State Univ, Corvallis, United States
    IEEE Top Meet Ekectr Perform Electron Packag, (185-188):
  • [40] On-chip bias circuit for W-band silicon–germanium power amplifier
    Shuo Yang
    Lijun Zhang
    Jun Fu
    Xiaobin Zhang
    Journal of Semiconductors, 2018, 39 (12) : 191 - 195