Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power

被引:9
|
作者
Yu, Hao [1 ]
Shi, Yiyu [1 ]
He, Lei [1 ]
Karnik, Tanay [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
thermal management and simulation; model order reduction; SQP optimization;
D O I
10.1109/LPE.2006.4271828
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
All existing methods for thermal-via allocation are based on a steady-state thermal analysis and may lead to excessive number of thermal vias. This paper develops an accurate and efficient thermal-via allocation considering temporally and spatially variant thermal-power. The transient temperature is calculated using macromodel by a structured and parameterized model reduction, which generates temperature sensitivity with respect to thermal-via density. By defining a thermal-violation integral based on the transient temperature, a nonlinear optimization problem is formulated to allocate thermal-vias and minimize thermal violation integral. This optimization problem is transformed into a sequence of subproblems by Lagrangian relaxation, and each sub-problem is solved by quadratic programming using sensitives from the macromodel. Experiments show that compared to the existing method using steady-state thermal analysis, our method is 126X faster to obtain the temperature profile, and reduces the number of thermal vias by 2.04X under the same temperature bound.
引用
收藏
页码:156 / 161
页数:6
相关论文
共 50 条
  • [1] Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power
    Yu, Hao
    Shi, Yiyu
    He, Lei
    Karnik, Tanay
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (12) : 1609 - 1619
  • [2] Simultaneous power and thermal integrity driven via stapling in 3D ICs
    Yu, Hao
    Ho, Joanna
    He, Lei
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 808 - 808
  • [3] Placement of 3D ICs with thermal and interlayer via considerations
    Goplen, Brent
    Sapatnekar, Sachin
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 626 - +
  • [4] Rethinking Thermal Via Planning with Timing-Power-Temperature Dependence for 3D ICs
    Wang, Kan
    Ma, Yuchun
    Dong, Sheqin
    Wang, Yu
    Hong, Xianlong
    Cong, Jason
    [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [5] Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs
    Wong, Eric
    Lim, Sung Kyu
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 267 - 272
  • [6] THERMAL MODELING OF MONOLITHIC 3D ICS
    Peng, Baoli
    Pavlidis, Vasilis F.
    Cheng, Yuanqing
    [J]. 2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [7] Supply Voltage Assignment for Power Reduction in 3D ICs Considering Thermal Effect and Level Shifter Budget
    Whi, Shu-Han
    Lee, Yu-Min
    [J]. 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 418 - 421
  • [8] Thermal Sensor Design for 3D ICs
    Kashfi, Fatemeh
    Draper, Jeff
    [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 482 - 485
  • [9] Thermal sensor design for 3D ICs
    Kashfi, Fatemeh
    Draper, Jeff
    [J]. Midwest Symposium on Circuits and Systems, 2012, : 482 - 485
  • [10] Allocating Power Ground Vias in 3D ICs for Simultaneous Power and Thermal Integrity
    Yu, Hao
    Ho, Joanna
    He, Lei
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (03)