共 50 条
- [2] Simultaneous power and thermal integrity driven via stapling in 3D ICs [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 808 - 808
- [3] Placement of 3D ICs with thermal and interlayer via considerations [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 626 - +
- [4] Rethinking Thermal Via Planning with Timing-Power-Temperature Dependence for 3D ICs [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
- [5] Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 267 - 272
- [6] THERMAL MODELING OF MONOLITHIC 3D ICS [J]. 2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
- [7] Supply Voltage Assignment for Power Reduction in 3D ICs Considering Thermal Effect and Level Shifter Budget [J]. 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 418 - 421
- [8] Thermal Sensor Design for 3D ICs [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 482 - 485
- [9] Thermal sensor design for 3D ICs [J]. Midwest Symposium on Circuits and Systems, 2012, : 482 - 485