Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power

被引:9
|
作者
Yu, Hao [1 ]
Shi, Yiyu [1 ]
He, Lei [1 ]
Karnik, Tanay [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
thermal management and simulation; model order reduction; SQP optimization;
D O I
10.1109/LPE.2006.4271828
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
All existing methods for thermal-via allocation are based on a steady-state thermal analysis and may lead to excessive number of thermal vias. This paper develops an accurate and efficient thermal-via allocation considering temporally and spatially variant thermal-power. The transient temperature is calculated using macromodel by a structured and parameterized model reduction, which generates temperature sensitivity with respect to thermal-via density. By defining a thermal-violation integral based on the transient temperature, a nonlinear optimization problem is formulated to allocate thermal-vias and minimize thermal violation integral. This optimization problem is transformed into a sequence of subproblems by Lagrangian relaxation, and each sub-problem is solved by quadratic programming using sensitives from the macromodel. Experiments show that compared to the existing method using steady-state thermal analysis, our method is 126X faster to obtain the temperature profile, and reduces the number of thermal vias by 2.04X under the same temperature bound.
引用
收藏
页码:156 / 161
页数:6
相关论文
共 50 条
  • [21] Thermal Characterization of TSV based 3D Stacked ICs
    Swarup, Sahana
    Tan, Sheldon X. -D.
    Liu, Zao
    [J]. 2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 335 - 338
  • [22] Thermal behavior of stack-based 3D ICs
    Souare, Papa Momar
    de Crecy, Francois
    Fiori, Vincent
    Ben Jamaa, Haykel
    Farcy, Alexis
    Gallois-Garreignot, Sebastien
    Borbely, Andras
    Lhostis, Sandrine
    Leduc, Patrick
    Cheramy, Severine
    Tavernier, Clement
    Michailos, Jean
    [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [23] Thermal Modeling and Design Exploration for Monolithic 3D ICs
    Peng, Baoli
    Pavlidis, Vasilis F.
    Chen, Yi-Chung
    Cheng, Yuanqing
    [J]. PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 273 - 278
  • [24] Towards Automatic Thermal Network Extraction in 3D ICs
    Li, Mingyu
    Khasanvis, Santosh
    Shi, Jiajun
    Bhat, Sachin
    Rahman, Mostafizur
    Moritz, Csaba Andras
    [J]. PROCEEDINGS OF THE 2016 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2016, : 25 - 30
  • [25] THERMAL ANALYSIS OF 3D ICS WITH TSVS PLACEMENT OPTIMIZATION
    Ren, Zongqing
    Alqahtani, Ayed
    Bagherzadeh, Nader
    Lee, Jaeho
    [J]. PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2019, 2020,
  • [26] Thermal placement on PCB of components including 3D ICs
    Satomi, Yuuta
    Hachiya, Koutaro
    Kanamoto, Toshiki
    Watanabe, Ryosuke
    Kurokawa, Atsushi
    [J]. IEICE ELECTRONICS EXPRESS, 2020, 17 (03):
  • [27] Co-design of Thermal Management with System Architecture and Power Management for 3D ICs
    Roy, Rishav
    Das, Shidhartha
    Labbe, Benoit
    Mathur, Rahul
    Jeloka, Supreet
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 211 - 220
  • [28] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Wang, Yu
    Huang, Tingting
    Xie, Yuan
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52
  • [29] Thermal Modeling and Analysis of 3D ICS with Heat Dissipation Effect of Power Distribution Networks
    Feng, Yinghao
    Dong, Gang
    Liu, Daihang
    Zhi, Changle
    Yang, Deguang
    Wang, Yang
    Zhu, Zhangming
    Yang, Yintang
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024,
  • [30] Tightly Linking 3D Via Allocation Towards Routing Optimization for Monolithic 3D ICs
    Kim, Suwan
    Chung, Sehyeon
    Kim, Taewhan
    Park, Heechun
    [J]. 2022 ACM/IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED 2022, 2022,