Fault simulation on reconfigurable hardware

被引：9
|
作者：
Abramovici, M
Menon, P
机构：
来源：
5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES | 1997年
关键词：
D O I：
10.1109/FPGA.1997.624618
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we introduce a new approach to fault simulation, using reconfigurable hardware to implement a critical path tracing algorithm. Our performance estimate shows that our approach is at least on order of magnitude faster than serial fault emulation used in prior work.
引用
收藏
页码：182 / 190
页数：9
相关论文
共 50 条
  • [41] Reconfigurable hardware implementation of BinDCT
    Murphy, CW
    Harvey, DM
    [J]. ELECTRONICS LETTERS, 2002, 38 (18) : 1012 - 1013
  • [42] Hardware Trojans in Reconfigurable Computing
    Ahmed, Qazi Arbab
    [J]. PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 182 - 183
  • [43] Reconfigurable Trusted Computing in Hardware
    Eisenbarth, Thomas
    Gueneysu, Tim
    Paar, Christof
    Sadeghi, Ahmad-Reza
    Schellekens, Dries
    Wolf, Marko
    [J]. STC'07: PROCEEDINGS OF THE 2007 ACM WORKSHOP ON SCALABLE TRUSTED COMPUTING, 2007, : 15 - 20
  • [44] Design of Fault Injection System Based on Hardware-In-the-Loop Simulation
    Ren, Jian
    Wang, Zheng
    [J]. 2014 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL THEORY AND APPLICATION, 2014, : 47 - 50
  • [45] Fault-Tolerant Routing Algorithm Simulation and Hardware Verification of NoC
    Jiang, Shu Y.
    Luo, Gang
    Liu, Yue
    Jiang, Shan S.
    Li, Xiu T.
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2014, 24 (05)
  • [46] Multigrid solvers in reconfigurable hardware
    Kasbah, Safaa J.
    Damaj, Issam W.
    Haraty, Ramzi A.
    [J]. JOURNAL OF COMPUTATIONAL AND APPLIED MATHEMATICS, 2008, 213 (01) : 79 - 94
  • [47] A reconfigurable chip for evolvable hardware
    Thoma, Y
    Sanchez, E
    [J]. GENETIC AND EVOLUTIONARY COMPUTATION - GECCO 2004, PT 1, PROCEEDINGS, 2004, 3102 : 816 - 827
  • [48] Hierarchical fault simulation using behavioral and gate level hardware models
    Mirkhani, S
    Lavasani, M
    Navabi, Z
    [J]. PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 374 - 379
  • [49] Hardware-in-the-loop Simulation Platform for Fault Diagnosis of Rocket Engines
    Zhao, Wanli
    Guo, Yingqing
    Yang, Jing
    Sun, Hao
    [J]. 2019 IEEE 10TH INTERNATIONAL CONFERENCE ON MECHANICAL AND AEROSPACE ENGINEERING (ICMAE 2019), 2019, : 268 - 273
  • [50] Hardware-software co-simulation of bus-based reconfigurable systems
    Vikram, KN
    Vasudevan, V
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (04) : 133 - 144
12345