Design for Test and Diagnosis of Power Switches

被引：0

作者：

Valka, Miroslav ^{[1
]}

Bosio, Alberto ^{[2
]}

Dilillo, Luigi ^{[2
]}

Girard, Patrick ^{[2
]}

Virazel, Arnaud ^{[2
]}

Debaud, Philippe ^{[3
]}

Guilhot, Stephane ^{[3
]}

机构：

[1] Grenoble Alpes Univ, TIMA Lab, Grenoble, France

[2] Univ Montpellier, LIRMM Lab, F-34059 Montpellier, France

[3] ST Microelect, Grenoble, France

来源：

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS | 2016年 / 25卷 / 03期

关键词：

Design for test and diagnosis; low power design; power gating; power switches; REDUCTION;

D O I：

10.1142/S0218126616400132

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Power gating techniques have been adopted so far to reduce the static power consumption of integrated circuits (ICs). Power gating is usually implemented by means of several power switches (PSs). Manufacturing defects affecting PSs can lead to increase in the actual static power consumption and, in the worst case, they can completely isolate a functional block in the IC. Thus, efficient test and diagnosis solutions are needed. In this paper, we present a novel Design for Test and Diagnosis (DfTD) solution able to increase the test quality and diagnosis accuracy of PSs. The proposed approach has been validated through SPICE simulations on ITC'99 benchmark circuits as well as on industrial test cases.

引用

页数：18

共 50 条

[1] Test and Diagnosis of Power Switches
Valka, M.
Bosio, A.
Dilillo, L.
Todri, A.
Virazel, A.
Girard, P.
Debaud, P.
Guilhot, S.
PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 213 - 218
[2] Delay Test for Diagnosis of Power Switches
Khursheed, Saqib
Shi, Kan
Al-Hashimi, Bashir M.
Wilson, Peter R.
Chakrabarty, Krishnendu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 197 - 206
[3] Design-for-Diagnosis Architecture for Power Switches
Valka, M.
Bosio, A.
Dilillo, L.
Girard, P.
Virazel, A.
Debaud, P.
Guilhot, S.
2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 43 - 48
[4] A Fast and Effective DFT for Test and Diagnosis of Power Switches in SoCs
Huang, Xiaoyu
Mathew, Jimson
Shafik, Rishad A.
Bhattacharjee, Subhasis
Pradhan, Dhiraj K.
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1089 - 1092
[5] Built-In Self-Test, Diagnosis, and Repair of MultiMode Power Switches
Wang, Ran
Zhang, Zhaobo
Kavousianos, Xrysovalantis
Tsiatouhas, Yiorgos
Chakrabarty, Krishnendu
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (08) : 1231 - 1244
[6] Testing and diagnosis of power switches in SOCs
Goel, Sandeep Kumar
Meijer, Maurice
de Gyvez, Jose Pineda
ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 145 - +
[7] Design and Development of a Test Platform for Performance of Variable Speed Control Switches in Power Tools
Wang Yu
Pu Jue
Ye Junrong
Li Qiankun
AUTOMATION EQUIPMENT AND SYSTEMS, PTS 1-4, 2012, 468-471 : 467 - +
[8] OPTIMUM DESIGN OF POWER TRANSISTOR SWITCHES
HOWER, PL
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (04) : 426 - 435
[9] Diagnosis of Power Switches with Power-Distribution-Network Consideration
Tenentes, Vasileios
Rossi, Daniele
Khursheed, Saqib
Al-Hashimi, Bashir M.
2015 20th IEEE European Test Symposium (ETS), 2015,
[10] Structural Test and Diagnosis for Graceful Degradation of NoC Switches
Atefe Dalirsani
Stefan Holst
Melanie Elm
Hans-Joachim Wunderlich
Journal of Electronic Testing, 2012, 28 : 831 - 841

← 1 2 3 4 5 →