Exploiting the locality of memory references to reduce the address bus energy

被引:0
|
作者
Musoll, E [1 ]
Lang, T [1 ]
Cortadella, J [1 ]
机构
[1] UNIV POLITECN CATALUNYA,DEPT COMP ARCH,E-08028 BARCELONA,SPAIN
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The energy consumption at the I/O pins is a significant part of the overall chip consumption. This paper presents a method for encoding an external address bus which lowers its activity and, thus, decreases the energy. This method relies on the locality of memory references. Since applications favor a few working zones of their address space at each instant, for an address to one of these zones only the offset of this reference with respect to the previous reference to that zone needs to be sent over the bus, along with. an identifier of the current working zone. This is combined with a modified one-hot encoding the offset. An estimate of the area and energy overhead of the encoder/decoder are given; their effect is small. The: approach has been applied to two memory-intensive examples, obtaining a bus-activity reduction of about 2/3 in both of them. Comparisons are given with previous methods for bus encoding, showing significant improvement.
引用
收藏
页码:202 / 207
页数:6
相关论文
共 50 条
  • [41] Memory Allocation Exploiting Temporal Locality for Reducing Data-Transfer Bottlenecks in Heterogeneous Multicore Processors
    Waidyasooriya, Hasitha Muthumala
    Ohbayashi, Yosuke
    Hariyama, Masanori
    Kameyama, Michitaka
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (10) : 1453 - 1466
  • [42] Using the first-level caches as filters to reduce the pollution caused by speculative memory references
    Mutlu, O
    Kim, H
    Armstrong, DN
    Patt, YN
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2005, 33 (05) : 529 - 559
  • [43] Cache filtering techniques to reduce the negative impact of useless speculative memory references on processor performance
    Mutlu, O
    Kim, H
    Armstrong, DN
    Patt, YN
    16TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2004, : 2 - 9
  • [44] Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References
    Onur Mutlu
    Hyesoon Kim
    David N. Armstrong
    Yale N. Patt
    International Journal of Parallel Programming, 2005, 33 : 529 - 559
  • [45] Exploiting cross-channel correlation for energy-efficient LCD bus encoding
    Chakraborty, A
    Macii, E
    Poncino, M
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 297 - 307
  • [46] Mitigating Disk Energy Management Delays by Exploiting Peer Memory
    Wang, Guanying
    Butt, Ali R.
    Gniady, Chris
    2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2009, : 614 - +
  • [47] Exploiting memory access patterns of programs for energy-efficient memory system techniques
    Zhang, T.-F. (tfzhang@mail.zjgsu.edu.cn), 1600, Chinese Academy of Sciences (25):
  • [48] Memory data organization for low-energy address buses
    Tomiyama, H
    Takada, H
    Dutt, ND
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (04): : 606 - 612
  • [49] An Energy-Efficient Dynamic Memory Address Mapping Mechanism
    Sato, Masayuki
    Han, Chengguang
    Komatsu, Kazuhiko
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    Kobayashi, Hiroaki
    2015 IEEE SYMPOSIUM ON LOW-POWER AND HIGH-SPEED CHIPS, 2015,
  • [50] Spatial Locality Speculation to Reduce Energy in Chip-Multiprocessor Networks-on-Chip
    Kim, Hyungjun
    Grot, Boris
    Gratz, Paul V.
    Jimenez, Daniel A.
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 543 - 556