Exploiting the locality of memory references to reduce the address bus energy

被引:0
|
作者
Musoll, E [1 ]
Lang, T [1 ]
Cortadella, J [1 ]
机构
[1] UNIV POLITECN CATALUNYA,DEPT COMP ARCH,E-08028 BARCELONA,SPAIN
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The energy consumption at the I/O pins is a significant part of the overall chip consumption. This paper presents a method for encoding an external address bus which lowers its activity and, thus, decreases the energy. This method relies on the locality of memory references. Since applications favor a few working zones of their address space at each instant, for an address to one of these zones only the offset of this reference with respect to the previous reference to that zone needs to be sent over the bus, along with. an identifier of the current working zone. This is combined with a modified one-hot encoding the offset. An estimate of the area and energy overhead of the encoder/decoder are given; their effect is small. The: approach has been applied to two memory-intensive examples, obtaining a bus-activity reduction of about 2/3 in both of them. Comparisons are given with previous methods for bus encoding, showing significant improvement.
引用
收藏
页码:202 / 207
页数:6
相关论文
共 50 条
  • [21] Exploiting data locality on scalable shared memory machines with data parallel programs
    Benkner, S
    Brandes, T
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 647 - 657
  • [22] A low-cost memory remapping scheme for address bus protection
    Yang, Jun
    Gao, Lan
    Zhang, Youtao
    Chrobak, Marek
    Lee, Hsien-Hsin S.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2010, 70 (05) : 443 - 457
  • [23] Using value locality to reduce memory encryption overhead in embedded processors
    Keramidas, G.
    Petoumenos, P.
    Antonopoulos, A.
    Kaxiras, S.
    Serpanos, D. N.
    ETFA 2007: 12TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOLS 1-3, 2007, : 632 - 637
  • [24] The Random Address Shift to Reduce the Memory Access Congestion on the Discrete Memory Machine
    Nakano, Koji
    Matsumae, Susumu
    Ito, Yasuaki
    2013 FIRST INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2013, : 95 - 103
  • [25] Impacts of compiler optimizations on address bus energy: An empirical study
    Tomiyama, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (10) : 2815 - 2820
  • [26] Exploiting an infrastructure IP to reduce memory diagnosis costs in SoCs
    Bernardi, P
    Grosso, A
    Rebaudengo, M
    Reorda, MS
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 202 - 207
  • [27] STYX: Exploiting SmartNIC Capability to Reduce Datacenter Memory Tax
    Ji, Houxiang
    Mansi, Mark
    Sun, Yan
    Yuan, Yifan
    Huang, Jinghan
    Kuper, Reese
    Swift, Michael M.
    Kim, Nam Sung
    PROCEEDINGS OF THE 2023 USENIX ANNUAL TECHNICAL CONFERENCE, 2023, : 619 - 633
  • [28] Performance evaluation of modified hierarchical ring by exploiting link utilization and memory access locality
    Kwak, JW
    Jhon, CS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), VOLS 1 AND 2, 2005, : 82 - 87
  • [29] Exploiting Locality in Lease-Based Replicated Transactional Memory via Task Migration
    Hendler, Danny
    Naiman, Alex
    Peluso, Sebastiano
    Quaglia, Francesco
    Romano, Paolo
    Suissa, Adi
    DISTRIBUTED COMPUTING, 2013, 8205 : 121 - 133
  • [30] A low energy cache design for multimedia applications exploiting set access locality
    Yang, J
    Yu, J
    Zhang, YT
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (10-11) : 653 - 664