Exploiting the locality of memory references to reduce the address bus energy

被引:0
|
作者
Musoll, E [1 ]
Lang, T [1 ]
Cortadella, J [1 ]
机构
[1] UNIV POLITECN CATALUNYA,DEPT COMP ARCH,E-08028 BARCELONA,SPAIN
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The energy consumption at the I/O pins is a significant part of the overall chip consumption. This paper presents a method for encoding an external address bus which lowers its activity and, thus, decreases the energy. This method relies on the locality of memory references. Since applications favor a few working zones of their address space at each instant, for an address to one of these zones only the offset of this reference with respect to the previous reference to that zone needs to be sent over the bus, along with. an identifier of the current working zone. This is combined with a modified one-hot encoding the offset. An estimate of the area and energy overhead of the encoder/decoder are given; their effect is small. The: approach has been applied to two memory-intensive examples, obtaining a bus-activity reduction of about 2/3 in both of them. Comparisons are given with previous methods for bus encoding, showing significant improvement.
引用
收藏
页码:202 / 207
页数:6
相关论文
共 50 条
  • [31] Cost-effective and low-power memory address bus encodings
    Akl, Charbel J.
    Bayoumi, Magdy A.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2010 - 2013
  • [32] Increasing the locality of memory access patterns by low-overhead hardware address relocation
    Macii, A
    Macii, E
    Poncino, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 385 - 388
  • [33] Low-power memory mapping through reducing address bus activity
    Panda, PR
    Dutt, ND
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (03) : 309 - 320
  • [34] Exploiting stability to reduce time-space cost for memory tracing
    Gao, XF
    Snavely, A
    COMPUTATIONAL SICENCE - ICCS 2003, PT III, PROCEEDINGS, 2003, 2659 : 966 - 975
  • [35] Exploiting Program Cyclic Behavior to Reduce Memory Latency in Embedded Processors
    Atoofian, Ehsan
    Baniasadi, Amirali
    APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1482 - 1486
  • [36] Exploiting a computation reuse cache to reduce energy in network processors
    Li, BG
    Venkatesh, G
    Calder, B
    Gupta, R
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPLIERS, PROCEEDINGS, 2005, 3793 : 251 - 265
  • [37] Energy-Aware Real-Time Task Scheduling Exploiting Temporal Locality
    Kim, Yong-Hee
    Jung, Myoung-Jo
    Lee, Cheol-Hoon
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (05): : 1147 - 1153
  • [38] Exploring DDR4 address bus design for high speed memory interface
    Na, Nanju
    Wang, Juan
    Long, Sean
    Su, Changyi
    To, Thomas
    Wang, Yong
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1843 - 1848
  • [39] Energy-efficient In-Memory Address Calculation
    Yousefzadeh, Amirreza
    Stuijt, Jan
    Hijdra, Martijn
    Liu, Hsiao-Hsuan
    Gebregiorgis, Anteneh
    Singh, Abhairaj
    Hamdioui, Said
    Catthoor, Francky
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (04)
  • [40] Re-Cache: Mitigating cache contention by exploiting locality characteristics with reconfigurable memory hierarchy for GPGPUs
    Zhang, Yicong
    Wang, Mingyu
    Wang, Wangguang
    Yu, Zhiyi
    MICROELECTRONICS JOURNAL, 2023, 138