Exploiting the locality of memory references to reduce the address bus energy

被引:0
|
作者
Musoll, E [1 ]
Lang, T [1 ]
Cortadella, J [1 ]
机构
[1] UNIV POLITECN CATALUNYA,DEPT COMP ARCH,E-08028 BARCELONA,SPAIN
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The energy consumption at the I/O pins is a significant part of the overall chip consumption. This paper presents a method for encoding an external address bus which lowers its activity and, thus, decreases the energy. This method relies on the locality of memory references. Since applications favor a few working zones of their address space at each instant, for an address to one of these zones only the offset of this reference with respect to the previous reference to that zone needs to be sent over the bus, along with. an identifier of the current working zone. This is combined with a modified one-hot encoding the offset. An estimate of the area and energy overhead of the encoder/decoder are given; their effect is small. The: approach has been applied to two memory-intensive examples, obtaining a bus-activity reduction of about 2/3 in both of them. Comparisons are given with previous methods for bus encoding, showing significant improvement.
引用
收藏
页码:202 / 207
页数:6
相关论文
共 50 条
  • [1] Exploiting Data Locality in Memory for ORAM to Reduce Memory Access Overheads
    Kuang, Jinxi
    Shen, Minghua
    Lu, Yutong
    Xiao, Nong
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 703 - 708
  • [2] EXPLOITING TEMPORAL LOCALITY FOR ENERGY EFFICIENT MEMORY MANAGEMENT
    Seo, Euiseong
    Maeng, Seungryoul
    Lim, Donghyouk
    Lee, Joonwon
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (05) : 929 - 941
  • [3] S-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality
    Jiang, Song
    Zhang, Lei
    Yuan, XinHao
    Hu, Hao
    Chen, Yu
    2011 IEEE 27TH SYMPOSIUM ON MASS STORAGE SYSTEMS AND TECHNOLOGIES (MSST), 2011,
  • [4] Reducing energy consumption of multiprocessor SoC architectures by exploiting memory bank locality
    Kandemir, Mahmut Taylan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (02) : 410 - 441
  • [5] Exploiting procedure level locality to reduce instruction cache misses
    Batchu, RV
    Jiménez, DA
    EIGHTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2004, : 75 - 84
  • [6] Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules
    Agrawal, Aditya
    Ansari, Amin
    Torrellas, Josep
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 84 - 95
  • [7] Exploiting Storage Class Memory to Reduce Energy Consumption in Mobile Multimedia Devices
    Park, Heekwon
    Baek, Seungjae
    Choi, Jongmoo
    Lee, Donghee
    Noh, Sam H.
    2010 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS ICCE, 2010,
  • [8] Exploiting Locality for the Performance Analysis of Shared Memory Systems in MPSoCs
    Saidi, Selma
    Syring, Alexander
    2018 39TH IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2018), 2018, : 350 - 360
  • [9] Shifted gray encoding to reduce instruction memory address bus switching for low-power embedded systems
    Guo, Hui
    Parameswaran, Sri
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (4-6) : 180 - 190
  • [10] Reducing address bus transitions for low power memory
    Panda, PR
    Dutt, ND
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 63 - 67