Design of a low latency high speed pipelining multiplier

被引：0

作者：

Wu, YJ ^{[1
]}

Chen, HY ^{[1
]}

Wei, SJ ^{[1
]}

机构：

[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China

来源：

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ICASIC.2001.982622

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low latency pipelined multiplier architecture using Booth encoding technique is presented in this paper. Based on such architecture, a 16-bit multiplier, with only 5 cycles latency and about 5,000 equivalent logic gates, had been designed and integrated into the DSP core that is a key component of the four-channel CODEC chip. The chip was fabricated in 0.5um double-poly three-metal CMOS technology. Testing results show that the multiplier can work at a more than 100MHz clock frequency.

引用

页码：551 / 554

页数：4

共 50 条

[41] High Performance, Low Latency Double Digit Decimal Multiplier on ASIC and FPGA
James, Rekha K.
Jacob, K. Poulose
Sasi, Sreela
2009 WORLD CONGRESS ON NATURE & BIOLOGICALLY INSPIRED COMPUTING (NABIC 2009), 2009, : 1444 - +
[42] Design of a high speed, low latency and low power consumption DRAM using two-transistor cell
Chegeni, Amin
Hadidi, Khayrollah
Khoei, Abdollah
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1167 - 1170
[43] Design and Analysis of A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier
Yang, Tongxin
Ukezono, Tomoaki
Sato, Toshinori
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (12) : 2244 - 2253
[44] Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
Saha, P.
Banerjee, A.
Dandapat, A.
Bhattacharyya, P.
INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2011, 4 (02) : 268 - 284
[45] Design of Low Power and High Speed Modified Carry Select Adder for 16 bit Vedic Multiplier
Prasad, Bhavani Y.
Chokkakula, Ganesh
Reddy, Srikanth P.
Samhitha, N. R.
2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
[46] Implementation of A High Speed Multiplier for High-Performance and Low Power Applications
Kumar, G. Ganesh
Sahoo, Subhendu K.
2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
[47] High speed low latency solar adaptive optics camera
Richards, K
Rimmele, T
Hill, R
Chen, JX
TELESCOPES AND INSTRUMENTATION FOR SOLAR ASTROPHYSICS, 2004, 5171 : 316 - 325
[48] Design of a low-power and low-latency MAC protocol with nodes grouping and transmission pipelining in wireless sensor networks
Chen, Ching-Wen
Weng, Chuan-Chi
Chen, Po-Jung
2008 IEEE 67TH VEHICULAR TECHNOLOGY CONFERENCE-SPRING, VOLS 1-7, 2008, : 143 - 147
[49] DESIGN OF A MULTIPLIER-ACCUMULATOR FOR HIGH-SPEED IMAGE FILTERING
ISLAM, FF
TAMARU, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (11) : 2022 - 2032
[50] Low Power, High Speed and Area Efficient Binary Count Multiplier
Dattatraya, Kore Sagar
Appasaheb, Belgudri Ritesh
Khaladkar, Ramdas Bhanudas
Bhaaskaran, V. S. Kanchana
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (04)

← 1 2 3 4 5 →