Design of a low latency high speed pipelining multiplier

被引：0

作者：

Wu, YJ ^{[1
]}

Chen, HY ^{[1
]}

Wei, SJ ^{[1
]}

机构：

[1] Tsing Hua Univ, Inst Microelect, Beijing 100084, Peoples R China

来源：

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ICASIC.2001.982622

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low latency pipelined multiplier architecture using Booth encoding technique is presented in this paper. Based on such architecture, a 16-bit multiplier, with only 5 cycles latency and about 5,000 equivalent logic gates, had been designed and integrated into the DSP core that is a key component of the four-channel CODEC chip. The chip was fabricated in 0.5um double-poly three-metal CMOS technology. Testing results show that the multiplier can work at a more than 100MHz clock frequency.

引用

页码：551 / 554

页数：4

共 50 条

[21] Low latency high throughput Montgomery modular multiplier for RSA cryptosystem
Parihar, Aashish
Nakhate, Sangeeta
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2022, 30
[22] Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM)
Chen, Shin-Kai
Liu, Chih-Wei
Wu, Tsung-Yi
Tsai, An-Chi
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (10) : 2631 - 2643
[23] Design of a low power and low latency MAC protocol with node grouping and transmission pipelining in wireless sensor networks
Chen, Ching-Wen
Weng, Chuan-Chi
Ku, Chang-Jung
COMPUTER COMMUNICATIONS, 2008, 31 (15) : 3725 - 3738
[24] Low voltage low power high-speed BiCMOS multiplier
Cheng, Kuo-Hsing
Yeha, Yu-Kwang
Lian, Farn-Son
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2
[25] Design of Low-Area and High Speed Pipelined Single Precision Floating Point Multiplier
Krishnan, Thiruvenkadam
Saravanan, S.
2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 1259 - 1264
[26] Design of High Speed Low Power Multiplier using Reversible logic: a Vedic Mathematical Approach
Rakshith, T. R.
Saligram, Rakshith
PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 775 - 781
[27] Design of high speed and low power multiplier using dual-mode square adder
Lakshmi, B. Jaya
Reddy, R. Ramana
Darimireddy, Naresh K.
INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2023, 12 (04) : 167 - 177
[28] A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design
Yang, Tongxin
Ukezono, Tomoaki
Sato, Toshinori
2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 605 - 610
[29] High-speed and low-power LFSR by wave-pipelining
Sato, T
INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 3, PROCEEDINGS, 2004, : 396 - 401
[30] Pipelining Packet Scheduling in a Low Latency Optical Packet Switch
Liu, Lin
Zhang, Zhenghao
Yang, Yuanyuan
2011 PROCEEDINGS IEEE INFOCOM, 2011, : 3083 - 3091

← 1 2 3 4 5 →