Power delivery validation methodology and analysis for network processors

被引：5

作者：

Suryakumar, M ^{[1
]}

Cui, W ^{[1
]}

Parmar, P ^{[1
]}

Carlson, C ^{[1
]}

Fishbein, B ^{[1
]}

Sheth, U ^{[1
]}

Morgan, J ^{[1
]}

机构：

[1] Intel Corp, Chandler, AZ 85226 USA

来源：

54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/ECTC.2004.1319398

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The rapid growth in power consumption has created numerous issues for high performance processors. In addition to the increase in average power, the dynamic power fluctuation (di/dt) injects substantial noise in the processor power delivery network. These transients tend to expose the voltage-sensitive critical paths, and therefore the higher specified product frequency is limited by the lowest voltage transient point. To contain the noise on the voltage rail to within acceptable limits, the common approach is to place decoupling capacitors between the power and ground planes at different stages (Voltage Regulator, Motherboard, Package, Die) to keep the power delivery network impedance to within a certain target. A good understanding of the behavioral model of the capacitors and the dynamic power fluctuation is necessary in order to accurately predict the noise on the processor voltage rail. This paper provides a validation methodology for measuring and analyzing the voltage droops in the power distribution network and discusses the mechanisms that trigger the different voltage droops in the power delivery network.

引用

页码：589 / 592

页数：4

共 50 条

[41] Runtime power monitoring in high-end processors: Methodology and empirical data
Isci, C
Martonosi, M
36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2003, : 93 - 104
[42] A hierarchical analysis methodology for chip-level power delivery with realizable model reduction
Lee, YM
Chen, CCP
ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 614 - 618
[43] Generating Power-hungry Test Programs for Power-aware Validation of Pipelined Processors
Calimera, Andrea
Macii, Enrico
Ravotto, Danilo
Sanchez, Ernesto
Reorda, Matteo Sonza
SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 61 - 66
[44] Network processors
Vin, H
Yavatkar, R
IEEE NETWORK, 2003, 17 (04): : 10 - 11
[45] A system-level Performance Evaluation Methodology for Network Processors Based on Network Calculus Analytical Modehng
de Faria, Fredefico
Strum, Marius
Chau, Wang Jiang
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 265 - +
[46] A visibility graph power averaging aggregation operator: A methodology based on network analysis
Jiang, Wen
Wei, Boya
Zhan, Jun
Xie, Chunhe
Zhou, Deyun
COMPUTERS & INDUSTRIAL ENGINEERING, 2016, 101 : 260 - 268
[47] Network processors
Engbersen, T
COMPUTER NETWORKS, 2003, 41 (05) : 545 - 547
[48] Power Delivery Exploration Methodology Based on Constrained Optimization
Bairamkulov, Rassul
Xu, Kan
Popovich, Mikhail
Ochoa, Juan S.
Srinivas, Vaishnav
Friedman, Eby G.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (09) : 1916 - 1924
[49] Methodology for Validation of Electric Power System Simulation Tools
Suvorov, Aleksey
Andreev, Mikhail
Ruban, Nikolay
Ufa, Ruslan
2017 IEEE PES INNOVATIVE SMART GRID TECHNOLOGIES CONFERENCE EUROPE (ISGT-EUROPE), 2017,
[50] Design of Power Delivery Network Droops
Yang, Long
2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 959 - 962

← 1 2 3 4 5 →