Design of a 11 bit 10Ms/s pipelined A/D converter

被引：0
|
作者：
Peng, BL [1 ]
Cheng, J [1 ]
Chen, GC [1 ]
机构：
[1] Xian Jiaotong Univ, Inst Microelect, Xian 710049, Peoples R China
来源：
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/ICASIC.2001.982561
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 11 bit 10Ms/s A/D Converter (ADC) is presented. The converter consists of a five-stage pipelined architecture and adopts the negative redundant digital correction technique to correct errors in the gain and offset. The fully differential circuitry is used to improve the power supply rejection and reduce errors resulting from the charge injection. The ADC is designed in a 0.6um CMOS technology and dissipates 50mW with a 3v power supply.
引用
收藏
页码：310 / 313
页数：4
相关论文
共 50 条
  • [41] Joint Implementation of the Sharing OTA and Bias Current Regulation Techniques in an 11-Bit 10 MS/s Pipelined ADC
    Diaz-Madrid, Jose A.
    Domenech-Asensi, Gines
    Martinez-Alvarez, Jose J.
    Zapata-Perez, Juan
    Ruiz-Merino, Ramon
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (02) : 515 - 528
  • [42] Design of a 10-bit 1 MS/s pipelined SAR ADC for CZT-based imaging system
    Xue, F.
    Wei, X.
    Gao, W.
    Hu, Y.
    MICROELECTRONICS JOURNAL, 2017, 59 : 59 - 68
  • [43] Joint Implementation of the Sharing OTA and Bias Current Regulation Techniques in an 11-Bit 10 MS/s Pipelined ADC
    Jose Á. Díaz-Madrid
    Ginés Doménech-Asensi
    José J. Martínez-Álvarez
    Juan Zapata-Pérez
    Ramón Ruiz-Merino
    Circuits, Systems, and Signal Processing, 2021, 40 : 515 - 528
  • [44] A 1V 11fJ/Conversion-Step 10bit 10MS/s Asynchronous SAR ADC in 0.18μm CMOS
    Liu, Chun-Cheng
    Chang, Soon-Jyh
    Huang, Guan-Ying
    Lin, Ying-Zu
    Huang, Chung-Ming
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 241 - +
  • [45] A 8-bit 10MS/s Asynchronous SAR ADC with Resistor-Capacitor Array DAC
    Deng, Honghui
    Li, Peicheng
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 72 - 76
  • [46] A, 10-bit 30-MS/s 50mW piplelined A/D converter
    Chen, X
    He, LN
    Yan, XL
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 427 - 430
  • [47] 10 bit 200 MS/s CMOS D/A converter employing high-speed limiter
    Lee, SC
    Cho, MH
    Yoo, HK
    ELECTRONICS LETTERS, 2002, 38 (23) : 1407 - 1408
  • [48] A 10-bit 100-MS/s 50mW CMOS A/D converter
    Tao, Z
    Keramat, M
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 121 - 124
  • [49] A 12 bit 100 MS/s pipelined analog to digital converter without calibration附视频
    蔡小波
    李福乐
    张春
    王志华
    半导体学报, 2010, (11) : 100 - 104
  • [50] The design of a 1.5V, 10-bit, 10Msamples/s low power pipelined analog-to-digital converter
    Chiang, JS
    Chiang, MD
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 443 - 446
12345