Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm

被引：0

作者：

Buergin, Felix ^{[1
]}

Carbognani, Flavio ^{[1
]}

Hediger, Martin ^{[2
]}

Meier, Hektor ^{[2
]}

Meyer-Piening, Robert ^{[2
]}

Santschi, Rafael ^{[2
]}

机构：

[1] ETH, Intergrated Syst Lab IIS, CH-8092 Zurich, Switzerland

[2] IIS, Zurich, Switzerland

来源：

43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006 | 2006年

关键词：

algorithms; design; measurement; hearing aids; low-power architecture; speech enhancement;

D O I：

10.1109/DAC.2006.229289

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper analyzes the power-area trade-off of functionally equivalent architectural implementations of a speech enhancement algorithm for hearing aids. Gate-level simulations and measurements show that an optimum degree of resource sharing (0.60 mW in a 0.25 mu m CMOS process) is more energy-efficient than both the fully time-multiplexed (1.42 mW) and the isomorphic architecture (1.54 mW), without overly large area overhead (0.77 mm(2) against 0.43 mm(2) and 4.31 mm(2) respectively).

引用

页码：558 / +

页数：2

共 50 条

[31] Design of low-voltage low-power preamplifier for hearing aid devices
Saleh, SA
Elsemary, H
Hamed, HF
Azzam, MEH
ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 6 - 9
[32] A Low-Power VLSI Implementation of RFIR Filter Design using Radix-2 Algorithm with LCSLA
Reddy, Kasarla Satish
Suresh, Hosahally Narayangowda
IETE JOURNAL OF RESEARCH, 2020, 66 (06) : 741 - 750
[33] Low Power VLSI Implementation of Adaptive Noise Canceller Based on Least Mean Square Algorithm
Ramakrishna, Vakulabharanam
Kumar, Tipparti Anil
FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION (ISMS 2013), 2013, : 276 - 279
[34] Design Trade-offs in Ultra-Low-Power Digital Nanoscale CMOS
Tajalli, Armin
Leblebici, Yusuf
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2189 - 2200
[35] Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems
Saponara, S
Fanucci, L
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (01): : 51 - 59
[36] Ultra Low-Power Filter Bank for Hearing Aid Speech Processor
Chong, Kwen-Siong
Barangi, Mahmood
Kim, Jaeyoung
Chang, Joseph S.
Mazumder, Pinaki
2012 IEEE SUBTHRESHOLD MICROELECTRONICS CONFERENCE (SUBVT), 2012,
[37] ASIC Implementation Trade-Offs for High-Speed LMS and Block LMS Adaptive Filters
Khan, Mohd Tasleem
Gustafsson, Oscar
2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
[38] Genetic algorithm-based FSM synthesis with area-power trade-offs
Chaudhury, Saurabh
Sistla, Krishna Teja
Chattopadhyay, Santanu
INTEGRATION-THE VLSI JOURNAL, 2009, 42 (03) : 376 - 384
[39] The density matrix renormalization group algorithm on kilo-processor architectures: Implementation and trade-offs
Nemes, Csaba
Barcza, Gergely
Nagy, Zoltan
Legeza, Oers
Szolgay, Peter
COMPUTER PHYSICS COMMUNICATIONS, 2014, 185 (06) : 1570 - 1581
[40] An adaptive algorithm for low-power streaming multimedia processing
Acquaviva, A
Benini, L
Riccó, B
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 273 - 279

← 1 2 3 4 5 →