Research on EMC Problem in High-Speed Digital Clock Circuit

被引：0

作者：

Tong, Weiming ^{[1
]}

Zhang, Zhong ^{[1
]}

Li, Fengge ^{[1
]}

机构：

[1] Harbin Inst Technol, Sch Elect Engn & Automat, Harbin, Heilongjiang Pr, Peoples R China

来源：

2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL III | 2010年

关键词：

EMC; crosstalk; high-speed circuit;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In high-speed digital circuits, the transmission quality of clock signal is the key factor whether the whole system can work normally. Crosstalk is the main interference factor in high-speed clock circuit. The crosstalk problem that disturbs the highspeed signal is researched. The EMC design method of high-speed clock circuit is proposed, and the measures to solve the crosstalk problem in high-speed clock circuit are given. The new design improves the anti-interference ability of digital clock circuit significantly.

引用

页码：289 / 292

页数：4

共 50 条

[41] Enhancing high-speed digital systems: MVL circuit design with CNTFET and RRAM
Vijay, M. M.
Kumar, Om Prakash
Francis, Sharmila Anand John
Stalin, Allwin Devaraj
Vincent, Shweta
JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2024, 36 (04)
[42] High-Speed Digital Design
Johnson, Howard
IEEE MICROWAVE MAGAZINE, 2011, 12 (05) : 42 - 50
[43] A HIGH-SPEED DIGITAL DIVIDER
DAVIS, GR
KING, TM
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1983, 32 (02) : 309 - 312
[44] High-speed carrier recovery circuit suitable for direct digital QPSK transceivers
Marsan, E
Schiel, JC
Brehm, G
Wu, K
Bosisio, RG
RAWCON 2002: IEEE RADIO AND WIRELESS CONFERENCE, PROCEEDINGS, 2002, : 103 - 106
[45] A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces
Chen, DL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1170 - 1176
[46] HIGH-SPEED DIGITAL PHASEMETER
DOYE, G
WRIGHT, TW
ELECTRONIC ENGINEERING, 1968, 40 (482): : 206 - &
[47] HIGH-SPEED DIGITAL LSIS
ISHIKAWA, H
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1986, 22 (02): : 93 - 97
[48] High-speed digital microscopy
Sanderson, MJ
METHODS-A COMPANION TO METHODS IN ENZYMOLOGY, 2000, 21 (04): : 325 - 334
[49] Design impacts of delay invariant high-speed clock delayed dual keeper domino circuit
Angeline, A. Anita
Bhaaskaran, V. S. Kanchana
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (08) : 1134 - 1141
[50] HIGH-SPEED DIGITAL ICS
CORMIER, D
EDN, 1985, 30 (19) : 111 - &

← 1 2 3 4 5 →