Research on EMC Problem in High-Speed Digital Clock Circuit

被引：0

作者：

Tong, Weiming ^{[1
]}

Zhang, Zhong ^{[1
]}

Li, Fengge ^{[1
]}

机构：

[1] Harbin Inst Technol, Sch Elect Engn & Automat, Harbin, Heilongjiang Pr, Peoples R China

来源：

2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL III | 2010年

关键词：

EMC; crosstalk; high-speed circuit;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In high-speed digital circuits, the transmission quality of clock signal is the key factor whether the whole system can work normally. Crosstalk is the main interference factor in high-speed clock circuit. The crosstalk problem that disturbs the highspeed signal is researched. The EMC design method of high-speed clock circuit is proposed, and the measures to solve the crosstalk problem in high-speed clock circuit are given. The new design improves the anti-interference ability of digital clock circuit significantly.

引用

页码：289 / 292

页数：4

共 50 条

[31] A Simple Clock-Fault Detection Analog Circuit for High-Speed Crystal Oscillators
Gamet, A.
Bacher, Y.
Meillere, S.
Le Fevre, P.
Froidevaux, N.
2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 1588 - 1591
[32] DIGITAL-TECHNIQUES HATCH HIGH-SPEED DIRECT SYNTHESIZER - A FAST DIGITAL-TO-ANALOG CONVERTER AND HIGH-SPEED CLOCK DRIVE THIS DIGITAL SYNTHESIZER TO NEW PERFORMANCE PEAKS
EISENSON, H
MICROWAVES & RF, 1987, 26 (10) : 165 - &
[33] DIGITAL HOLOGRAPHIC-INTERFEROMETRY IN HIGH-SPEED FLOW RESEARCH
LANEN, TAWM
BAKKER, PG
BRYANSTONCROSS, PJ
EXPERIMENTS IN FLUIDS, 1992, 13 (01) : 56 - 62
[34] Testing EMC Properties of High-Speed PLC Adapters
Koppl, Martin
Duriga, Roman
Hallon, Jozef
Bohacik, Antonin
Orgon, Milos
Pocarovsky, Stefan
CYBERNETICS PERSPECTIVES IN SYSTEMS, VOL 3, 2022, 503 : 582 - 592
[35] Key Technology Research on Jointless Track Circuit in High-speed Railway
Xu, Bo
Tong, Ying
Li, Kun
Zhu, Linfu
Zheng, Kunlin
Ma, Sha
PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INFORMATION SYSTEMS AND COMPUTER AIDED EDUCATION (ICISCAE 2018), 2018, : 443 - 445
[36] An all-digital phase-locked loop for high-speed clock generation
Chung, CC
Lee, CY
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 347 - 351
[37] Low-power clock-deskew buffer for high-speed digital circuits
Liu, SI
Lee, JH
Tsao, HW
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) : 554 - 558
[38] Infrared Image Superframing Technique based on High-speed Digital Transmission Circuit
Hong Wenqing
Yao Libin
Ji Rongbin
Liu Chuanming
INTERNATIONAL SYMPOSIUM ON PHOTOELECTRONIC DETECTION AND IMAGING 2013: INFRARED IMAGING AND APPLICATIONS, 2013, 8907
[39] Analysis of via in multilayer printed circuit boards for high-speed digital systems
Kim, JH
Han, SW
Kwon, OK
ADVANCES IN ELECTRONIC MATERIALS AND PACKAGING 2001, 2001, : 382 - 387
[40] ANALYSIS OF MULTILAYER INTERCONNECTION LINES FOR A HIGH-SPEED DIGITAL INTEGRATED-CIRCUIT
FUKUOKA, Y
ZHANG, Q
NEIKIRK, DP
ITOH, T
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1985, 33 (06) : 527 - 532

← 1 2 3 4 5 →