Research on EMC Problem in High-Speed Digital Clock Circuit

被引：0

作者：

Tong, Weiming ^{[1
]}

Zhang, Zhong ^{[1
]}

Li, Fengge ^{[1
]}

机构：

[1] Harbin Inst Technol, Sch Elect Engn & Automat, Harbin, Heilongjiang Pr, Peoples R China

来源：

2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL III | 2010年

关键词：

EMC; crosstalk; high-speed circuit;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In high-speed digital circuits, the transmission quality of clock signal is the key factor whether the whole system can work normally. Crosstalk is the main interference factor in high-speed clock circuit. The crosstalk problem that disturbs the highspeed signal is researched. The EMC design method of high-speed clock circuit is proposed, and the measures to solve the crosstalk problem in high-speed clock circuit are given. The new design improves the anti-interference ability of digital clock circuit significantly.

引用

页码：289 / 292

页数：4

共 50 条

[21] HIGH-SPEED COMPARISON CIRCUIT
TSOKANOV, VV
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1967, (04): : 902 - &
[22] A high-speed median circuit
Opris, IE
Kovacs, GTA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) : 905 - 908
[23] Clock multiplier using digital CMOS standard cells for high-speed digital communication systems
Lee, YK
Choi, SS
Kim, SG
Lee, JA
Kim, KS
ELECTRONICS LETTERS, 1999, 35 (24) : 2073 - 2074
[24] CROSSTALK IN THE INTERCONNECTION BUS FOR A HIGH-SPEED DIGITAL LOGIC-CIRCUIT
PARKER, BH
RAY, AK
CHASSEMLOOY, Z
INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 76 (02) : 265 - 269
[25] GAAS HBTS FOR HIGH-SPEED DIGITAL INTEGRATED-CIRCUIT APPLICATIONS
CHANG, CTM
YUAN, HT
PROCEEDINGS OF THE IEEE, 1993, 81 (12) : 1727 - 1743
[26] High-speed data acquisition circuit design of a digital signal analyzer
Lu, T
Shi, YB
Wang, HJ
2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1330 - 1333
[27] An all-digital-phase-locked loop for high-speed clock generation
Chung, CC
Lee, CY
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 679 - 682
[28] Design of Edge Boosting Digital Control Circuit For High-Speed ICs
Vazgen, Melikyan Sh.
Karen, Khachikyan T.
Arman, Trdatyan S.
Armen, Durgaryan A.
2016 IEEE 36TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2016, : 315 - 318
[29] DEMYSTIFYING THE BLACK MAGIC OF HIGH-SPEED DIGITAL-CIRCUIT DESIGN
STRASSBERG, D
EDN, 1994, 39 (05) : 172 - 172
[30] CONTROL AND OPERATION OF THE NEW HIGH-SPEED DIGITAL LEASED CIRCUIT SYSTEM
IWASE, Y
YAMAGISHI, K
KATAGIRI, K
NTT REVIEW, 1990, 2 (05): : 52 - 58

← 1 2 3 4 5 →