共 50 条
- [21] Layout based full chip thermal simulations of stacked 3D integrated circuits [J]. ELECTRONIC AND PHOTONIC PACKAGING, ELECTRICAL SYSTEMS AND PHOTONIC DESIGN AND NANOTECHNOLOGY - 2003, 2003, : 159 - 164
- [22] 3D simulations and modeling of new low capacitance silicon pixel detectors [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2016, 831 : 34 - 37
- [25] 3D Additive Lithography for Electronics Towards Highly Integrated Freeform Structural Electronics [J]. EMERGING DIGITAL MICROMIRROR DEVICE BASED SYSTEMS AND APPLICATIONS XVI, 2024, 12900
- [26] SoIC for Low-Temperature, Multi-Layer 3D Memory Integration [J]. 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 855 - 860
- [27] Low-Temperature 3D Chip-Stacking Using Compliant Bump [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 393 - 398
- [28] LOW-TEMPERATURE THERMOELECTRIC-POWER OF DILUTE AL 3D ALLOYS [J]. JOURNAL OF PHYSICS F-METAL PHYSICS, 1974, 4 (05): : 732 - 738
- [29] Low-temperature 3D printing of collagen and chitosan composite for tissue engineering [J]. MATERIALS SCIENCE & ENGINEERING C-MATERIALS FOR BIOLOGICAL APPLICATIONS, 2021, 123
- [30] Rapid Low-Temperature 3D Integration of Silicon Nanowires on Flexible Substrates [J]. SMALL, 2015, 11 (32) : 3995 - 4001