ARC induced gate oxide breakdown during plasma etching process

被引:0
|
作者
Choi, YS [1 ]
Song, JW
机构
[1] Dongeui Univ, Dept Elect Engn, Pusan 614714, South Korea
[2] Hyundai Elect Ind Co, Syst IC Lab, Ichon 467701, South Korea
关键词
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this paper, an are induced gate oxide breakdown during a plasma etching process is observed and its mechanism is analyzed. The gate oxide under a polyl layer is broken during the poly4 etching process and the poly4 layer is 0.8 mu m higher than the gate (polyl) layer. Broken gate oxide points are found scattered around an are occurrence point where an excessively high electric field is generated. Pattern deterioration, which is caused by heavy ion bombardment when an are occurs, has been observed on the are occurrence point and is the sign of low yield. It is found that any are occurrence can cause dies to fail by breaking the gate oxide, even if the deteriorated pattern area is not on active circuits.
引用
收藏
页码:S738 / S741
页数:4
相关论文
共 50 条
  • [41] Study of the influence of process parameters on gate oxide degradation during contact etching in MERIE and HDP reactors
    Poiroux, T.
    Pascal, F.
    Heitzmann, M.
    Berruyer, P.
    Turban, G.
    Reimbold, G.
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999, : 12 - 15
  • [42] A novel two-step etching process for reducing plasma-induced oxide damage
    You, KF
    Wu, CY
    SOLID-STATE ELECTRONICS, 1996, 39 (05) : 689 - 693
  • [43] DAMAGE TO THIN GATE OXIDE DURING LIGHTLY DOPED DRAIN SPACER OXIDE ETCHING
    GABRIEL, CT
    WELING, MG
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1994, 12 (04): : 1334 - 1338
  • [44] MODEL FOR OXIDE DAMAGE FROM GATE CHARGING DURING MAGNETRON ETCHING
    FANG, SY
    MCVITTIE, JP
    APPLIED PHYSICS LETTERS, 1993, 62 (13) : 1507 - 1509
  • [45] FEA thermal investigation on plasma etching induced heating during wafer thinning process
    Wong, Foo Lam
    Radimin
    Teo, Mary
    Lee, Charles
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 815 - 819
  • [46] MICROTRENCH FORMATION IN POLYSILICON PLASMA-ETCHING OVER THIN GATE OXIDE
    DALTON, TJ
    ARNOLD, JC
    SAWIN, HH
    SWAN, S
    CORLISS, D
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (08) : 2395 - 2401
  • [47] Dielectric breakdown induced epitaxy in ultrathin gate oxide - A reliability concern
    Pey, KL
    Tung, CH
    Radhakrishnan, MK
    Tang, LJ
    Lin, WH
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 163 - 166
  • [48] MODELING OF OXIDE BREAKDOWN FROM GATE CHARGING DURING RESIST ASHING
    FANG, SC
    MURAKAWA, S
    MCVITTIE, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (10) : 1848 - 1855
  • [49] NEW INSIGHT IN PLASMA CHARGING IMPACT ON GATE OXIDE BREAKDOWN IN FDSOI TECHNOLOGY
    Akbal, M.
    Ribes, G.
    Vallier, L.
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [50] Elimination of gate oxide damage during electron cyclotron resonance plasma etching of the tungsten polycide gate structure (WSi/poly-Si)
    Chen, R
    Koretsky, MD
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (05): : 2720 - 2724