ARC induced gate oxide breakdown during plasma etching process

被引:0
|
作者
Choi, YS [1 ]
Song, JW
机构
[1] Dongeui Univ, Dept Elect Engn, Pusan 614714, South Korea
[2] Hyundai Elect Ind Co, Syst IC Lab, Ichon 467701, South Korea
关键词
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this paper, an are induced gate oxide breakdown during a plasma etching process is observed and its mechanism is analyzed. The gate oxide under a polyl layer is broken during the poly4 etching process and the poly4 layer is 0.8 mu m higher than the gate (polyl) layer. Broken gate oxide points are found scattered around an are occurrence point where an excessively high electric field is generated. Pattern deterioration, which is caused by heavy ion bombardment when an are occurs, has been observed on the are occurrence point and is the sign of low yield. It is found that any are occurrence can cause dies to fail by breaking the gate oxide, even if the deteriorated pattern area is not on active circuits.
引用
收藏
页码:S738 / S741
页数:4
相关论文
共 50 条
  • [31] Plasma process induced damage during via etching on PDMOS transistors
    Coppens, P
    Colpaert, T
    Dhondt, K
    Bruneel, P
    De Waele, E
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 213 - 216
  • [32] Enhanced degradation of gate oxide in negative-gas plasma during reactive ion etching
    Arita, Kiyoshi
    Takihara, Hirotaka
    Asano, Tanemasa
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1998, 16 (02):
  • [33] Reducing Side Cutting during Wet Etching of Gate oxide layer for 28HK metal gate process
    Zhao, Chunshan
    Zhou, Wei
    Xu, Xiaolin
    Cao, Yamin
    Wang, Yansheng
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [34] DEGRADATION OF GATE OXIDE BREAKDOWN CHARACTERISTICS BY ELECTROSTATIC AND RADIATION-DAMAGE DURING PLASMA PROCESSING
    WU, IW
    BRUCE, RH
    KOYANAGI, M
    HUANG, TY
    1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 222 - 226
  • [35] Reduction of plasma process-induced damage during gate poly etching by using a SiO2 hard mask
    Lee, HC
    Creusen, M
    Groeseneken, G
    Vanhaelemeersch, S
    1998 3RD INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1998, : 72 - 75
  • [36] Reverse antenna effect due to process-induced quasi-breakdown of gate oxide
    Chen, JF
    Gelatos, C
    Tobin, P
    Shimer, R
    Hu, CM
    1996 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1996, : 94 - 97
  • [37] ESD INDUCED GATE OXIDE DAMAGE DURING WAFER FABRICATION PROCESS
    KIM, SU
    JOURNAL OF ELECTROSTATICS, 1993, 31 (2-3) : 323 - 337
  • [38] Gate oxide degradation during polysilicon etching in a parallel-plate plasma-type etcher
    Lee, Dong-Duk
    Kim, Jeong-Ho
    Shin, Ki-Soo
    Park, Hae-Sung
    Choi, Soo-Han
    Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures, 1995, 13 (02): : 396 - 398
  • [39] GATE OXIDE DEGRADATION DURING POLYSILICON ETCHING IN A PARALLEL-PLATE PLASMA-TYPE ETCHER
    LEE, DD
    KIM, JH
    SHIN, KS
    PARK, HS
    CHOI, SH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (02): : 396 - 398
  • [40] Investigation of 193 nm resist and plasma interactions during an oxide etching process.
    Mortini, B
    Spinelli, P
    Leverd, F
    Dejonghe, V
    Braspenning, R
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 847 - 857