FEA thermal investigation on plasma etching induced heating during wafer thinning process

被引:0
|
作者
Wong, Foo Lam [1 ]
Radimin [1 ]
Teo, Mary [1 ]
Lee, Charles [1 ]
机构
[1] Infineon Techol Asia Pacific Pte Ltd, Assembly & Interconnect Technol, 168 Kallang Way, Singapore 349253, Singapore
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this work, Finite Element Analysis (FEA) was used to predict transient heating and temperature distribution on the wafer surface during plasma etching process as backgrind (BG) tape degradation after plasma stress relief was observed. The wafer surface temperature during plasma process was measured using temperature indicator strips and used as input temperature for FEA analysis. A series of parametric studies were performed to analyse the effect of different Silicon thickness and different wafer contact on Electro Static Chuck (ESC) to understand the temperature distribution during the plasma process. The thermal behaviour of BG tape was also characterised using Differential Scanning Calorimetry (DSC). Perfect wafer contact on ESC predicted 99.1 degrees C after 0.1 s. With presence of air gaps, temperature increases to 105 degrees C and based on DSC analysis, melting is likely to occur. Therefore FEA & DSC analysis has demonstrated to be a potential technique for BG tape selection.
引用
收藏
页码:815 / 819
页数:5
相关论文
共 50 条
  • [1] FEA thermal investigation of wafer thinning by plasma etching
    Wong, Foo Lam
    Radimin
    Teo, Mary
    Lee, Charles
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 33 - 37
  • [2] Plasma etching for backside wafer thinning of SiC
    Robb, Kenneth M.
    Silicon Carbide and Related Materials 2006, 2007, 556-557 : 729 - 732
  • [3] Modeling of heat transport and wafer heating effects during plasma etching
    Tretheway, D
    Aydil, ES
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1996, 143 (11) : 3674 - 3680
  • [4] Radiative wafer heating during plasma deposition process
    Bosch, R. C. M.
    Kant, C. H.
    van Erven, A. J. M.
    Stals, W. T. M.
    Bijker, M. D.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2007, 25 (03): : 508 - 513
  • [5] An Experimental Investigation on Silicon Wafer Thinning Process
    Lin, Chuan-Chieh
    Young, Hong-Tsu
    Zhan, Jing-Pou
    JOURNAL OF THE CHINESE SOCIETY OF MECHANICAL ENGINEERS, 2008, 29 (05): : 405 - 412
  • [6] An experimental investigation on silicon wafer thinning process
    Lin, Chuan-Chieh
    Young, Hong-Tsu
    Zhan, Jing-Pou
    Journal of the Chinese Society of Mechanical Engineers, Transactions of the Chinese Institute of Engineers, Series C/Chung-Kuo Chi Hsueh Kung Ch'eng Hsuebo Pao, 2008, 29 (05): : 405 - 412
  • [7] Thermal and mechanical FEA (Finite Element Analysis) of wafer heating for EB stepper
    Takahashi, S
    Miki, Y
    Morita, K
    Hirayanagi, N
    Fujiwara, T
    Tateishi, M
    Maeno, K
    INITIATIVES OF PRECISION ENGINEERING AT THE BEGINNING OF A MILLENNIUM, 2001, : 829 - 833
  • [8] SILICON WAFER THINNING PROCESS BY DRY ETCHING WITH LOW ROUGHNESS AND HIGH UNIFORMITY
    Dong, Zihan
    Yuan, Renzhi
    Lin, Yuanwei
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [9] MODELING OF PLASMA-ETCHING REACTORS INCLUDING WAFER HEATING EFFECTS
    AYDIL, ES
    ECONOMOU, DJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (05) : 1471 - 1481
  • [10] In situ wafer temperature measurement during plasma etching
    VLSI Technology, San Jose, CA, United States
    不详
    Solid State Technol, 10 (99-100, 102, 105, 107):