Plasma etching for backside wafer thinning of SiC

被引:1
|
作者
Robb, Kenneth M. [1 ]
机构
[1] Surface Technol Syst Plc, Newport NP10 8UJ, Shrops, England
来源
关键词
plasma etching; plasma processing; wafer thinning; white light interferometry;
D O I
10.4028/www.scientific.net/MSF.556-557.729
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
In this initial phase of work, two methods of backside wafer thinning using ICP plasma etching of two-inch SiC substrates have been considered. Plasma processes were optimized for nonbonded and bonded wafers. The non-bonded process was used to etch 250 mu m thick substrates to a final thickness of 100 mu m. The bonded process was used to etch glass bonded SiC substrates mechanically ground to 130 mu m thick and plasma etched to a final thickness of 100 mu m. Etch rate measurements and surface analysis were performed using a profilometer and white light interferometry. Etch rates of 3.4 mu m/min were achieved for the bonded process and 2.0 mu m/min for the non-bonded process. The surface morphology for the non-bonded process was three to four times lower than the bonded process. The part mechanically ground samples showed evidence of surface damage from the grinding process after plasma etching.
引用
收藏
页码:729 / 732
页数:4
相关论文
共 50 条
  • [1] Silicon Wafer Thinning and Backside Via Exposure by Wet Etching
    Watanabe, Naoya
    Miyazaki, Takumi
    Aoyagi, Masahiro
    Yoshikawa, Kazuhiro
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 355 - 359
  • [2] FEA thermal investigation of wafer thinning by plasma etching
    Wong, Foo Lam
    Radimin
    Teo, Mary
    Lee, Charles
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 33 - 37
  • [3] Thinning of SiC wafer by plasma chemical vaporization machining
    Sano, Yasuhisa
    Kato, Takehiro
    Hori, Tsutomu
    Yamamura, Kazuya
    Mimura, Hidekazu
    Katsuyama, Yoshiaki
    Yamauchi, Kazuto
    SILICON CARBIDE AND RELATED MATERIALS 2009, PTS 1 AND 2, 2010, 645-648 : 857 - +
  • [4] Doping-selective etching of silicon for wafer thinning in the fabrication of backside-illuminated stacked CMOS image sensors
    Venkataraman, Nandini
    Risse, Benedikt
    Decierdo, Gregorio
    Singh, Navab
    Senthilkumar, Darshini
    Kandasamy, Deepthi
    Toh, Eng Huat
    Lim, Louis
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1524 - 1530
  • [5] FEA thermal investigation on plasma etching induced heating during wafer thinning process
    Wong, Foo Lam
    Radimin
    Teo, Mary
    Lee, Charles
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 815 - 819
  • [6] A Review of Wafer Bonding Materials and Characterizations to enable Wafer Thinning, Backside Processing, and Laser Dicing
    Williams, G.
    O'Hara, P.
    Moore, J.
    Gordon, B.
    Rose, J.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 164 - 164
  • [7] Slurry Free Lapping of Silicon Wafer for the Application of Thinning of Wafer Backside during TSV and Packaging
    Moon, Deog-Ju
    Yerriboina, Nagendra Prasad
    Cho, Si-Hyeong
    Park, Sung-Ho
    Seo, Young-Gil
    Park, Jin-Goo
    2015 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2015,
  • [8] Cutting of SiC Wafer by Atmospheric-Pressure Plasma Etching with Wire Electrode
    Sano, Yasuhisa
    Aida, Kohei
    Kato, Takehiro
    Yamamura, Kazuya
    Mimura, Hidekazu
    Matsuyama, Satoshi
    Yamauchi, Kazuto
    SILICON CARBIDE AND RELATED MATERIALS 2011, PTS 1 AND 2, 2012, 717-720 : 865 - +
  • [9] Wafer Backside Thinning Process Integrated With Post-Thinning Clean and TSV Exposure Recess Etch
    Zhao, M.
    Hayakawa, S.
    Nishida, Y.
    Jourdain, A.
    Tabuchi, T.
    Leunissen, L. H. A.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 865 - 870
  • [10] Back-side Thinning of Silicon Carbide Wafer by Plasma Etching using Atmospheric-pressure Plasma
    Sano, Yasuhisa
    Aida, Kohei
    Nishikawa, Hiroaki
    Yamamura, Kazuya
    Matsuyama, Satoshi
    Yamauchi, Kazuto
    PROCEEDINGS OF PRECISION ENGINEERING AND NANOTECHNOLOGY (ASPEN2011), 2012, 516 : 108 - +